本論文提出具偏壓自動調變之極低功耗降壓型轉換器，主要克服的議題是當系統操作在極低電流下，電路效能將大打折扣，因此電源轉換器的輸出電壓品質勢必大幅下降。相對於其他實現方式，本論文利用電路架構特性，在不需額外資訊(如負載大小或負載變化時機等)的前提下，便能自動調變偏壓電流使得電路在輕載以極低靜態電流操作並滿足重載時所需之效能。
本作品使用TSMC 0.18um 1.8V/3.3V 1P6M Mixed Signal製程進行晶片設計。在晶片量測結果上，本作品實現靜態電流僅為186nA，且在全負載範圍內皆可滿足輸出電壓漣波±3%內，而輸入電壓、輸出電壓的規格亦滿足現今物聯網SoC之應用。

An ultra low power buck converter with automatic bias adjustment is proposed. The main problem to overcome is that when the system is operated at very low current, the circuit performance will be greatly reduced, so the output voltage quality of the buck converter will be greatly decline. Compared with other papers, this work uses the characteristics of the circuit architecture to automatically adjust the bias current without additional information (such as load or the timing when load is changing, etc.) and the circuit achieves a very low quiescent current at light loads and meet the specification during heavy load.
This work uses TSMC 0.18um 1.8V/3.3V 1P6M Mixed Signal process for chip design. On the chip measurement results, the quiescent current of this work is only 186nA, and it can meet the output voltage ripple within ±3% specification in the full load range, and the input voltage and output voltage specifications also meet the application of today's IoT SoC .

[1] P. P. Mercier, "Power Management for the Internet of Things," 2019 IEEE Custom Integrated Circuits Conference (CICC), Austin, TX, USA, 2019, pp. 1-105.
[2] Robert W. Erickson and Dragan Maksimovic, Fundamentals of Power Electronics, 2nd ed., Norwell, MA: Kluwer Academic Publishers, 2001.
[3] R. B. Ridley, B.-H. Cho, and C.-F. Lee, “Analysis and Interpretation of Loop Gains of Multiloop-Controlled Switching Regulators,” IEEE Trans. Power Electronics, vol. 3, pp.489-499, Oct. 1988.
[4] R. Redl and J. Sun, “Ripple-Based Control of Switching Regulators-An Overview,” IEEE Trans. Power Electronics vol. 24, pp. 2669-2680, Dec. 2009.
[5] F. Su, W.-H. Ki, and C.-Y. Tsui, "Ultra Fast Fixed-Frequency Hysteretic Buck Converter With Maximum Charging Current Control and Adaptive Delay Compensation for DVS Applications," IEEE Journal of Solid-State Circuits, vol. 43, pp. 815-822, Apr. 2008.
[6] L. K. Wong and T. K. Man, "Steady State Analysis of Hysteretic Control Buck Converters," in 13th Power Electronics and Motion Control Conference, 2008, pp. 400-404.
[7] C. Song, "Optimizing Accuracy of Hysteretic Control," Power Electronic Technology, Application Notes, 2006.
[8] J.-J. Chen, "A New Monolithic Fast-Response Buck Converter Using Spike-Reduction Cuurent-Sensing Circuits," IEEE Transactions on Industrial Electronics vol. 55, pp. 1101-1111, 2008.
[9] X. Zhou, J. Fan, and A. Q. Huang, “Monolithic DC offset-calibration method for adaptive on-time control buck converter,” in Proc. IEEE ECCE, 2009, pp. 655-658.
[10] J. Wang, J. Xu, and B. Bao, "Analysis of Pulse Bursting Phenomenon in Constant-On-Time-Controlled Buck Converter," IEEE Transactions on Industrial Electronics, vol. 58, pp. 5406-5410, Dec. 2011.
[11] Y. C. Lin, C. J. Chen, D. Chen, and B. Wang, “A Ripple-Based Constant On-Time Control With Virtual Inductor Current and Offset Cancellation for DC Power Converters,” IEEE Trans. Power Electronics, vol. 27, pp. 4301-4310, Oct. 2012.
[12] C. Glaser, " IQ : What it is, what it isn’t, and how to use it ". [Online]. Available: http://www.ti.com/lit/an/slyt412/slyt412.pdf
[13] Texas Instrument. "360nA IQ Step Down Converter For Low Power Applications", TPS62740 Datasheet. [Online]. Available: http://www.ti.com/lit/ds/slvsb02b/slvsb02b.pdf
[14] Texas Instrument. "1.8-V to 6.5-V, 750-mA, 60-nA IQ Step-Down Converter", TPS62840 Datasheet. [Online]. Available: https://www.ti.com/lit/ds/symlink/tps62840.pdf
[15] F. Santoro et al., "A Hysteretic Buck Converter With 92.1% Maximum Efficiency Designed for Ultra-Low Power and Fast Wake-Up SoC Applications," in IEEE Journal of Solid-State Circuits, vol. 53, no. 6, pp. 1856-1868, June 2018.
[16] Analog Devices. "Ultralow Power Step-Down Regulator for Energy Harvesting", ADP5304 Datasheet. [Online]. Available: https://www.analog.com/media/en/technical-documentation/data-sheets/ADP5304.pdf
[17] D. Lu, S. Yao and B. Shao, "A 110nA quiescent current buck converter with zero-power supply monitor and near-constant output ripple," 2015 IEEE Custom Integrated Circuits Conference (CICC), San Jose, CA, 2015, pp. 1-4.
[18] C. Shi, J. Duncan, Y. Pu, G. Liu, A. Homayoun and R. Attar, "An Ultralow-Power On-Die PMU in a 28-nm CMOS SoC With Direct Li-Ion Battery-Attach Capability," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no. 2, pp. 465-476, June 2018.
[19] C. Wu, M. Takamiya and T. Sakurai, "Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 6, pp. 1139-1150, June 2018.
[20] A. Paidimarri and A. P. Chandrakasan, "A Wide Dynamic Range Buck Converter With Sub-nW Quiescent Power," in IEEE Journal of Solid-State Circuits, vol. 52, no. 12, pp. 3119-3131, Dec. 2017.
[21] L. Chu et al., "200nA low quiescent current deep-standby mode in 28nm DC-DC buck converter for active implantable medical devices," 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC), Xiamen, 2015.
[22] Analog Devices. " Compact, 600 mA, 3 MHz, Step-Down DC-to-DC Converter", ADP2108 Datasheet. [Online]. Available: https://www.analog.com/media/en/technical-documentation/data-sheets/ADP2108.pdf
[23] Analog Devices. " 50 mA/500 mA, High Efficiency, Ultralow Power Step-Down Regulator", ADP5300 Datasheet. [Online]. Available: https://www.analog.com/media/en/technical-documentation/data-sheets/ADP5300.pdf
[24] Jatan Naik, " Performing Accurate Power Save Mode Efficiency Measurements ". [Online]. Available: https://www.ti.com/lit/an/slva236a/slva236a.pdf
[25] C. Shi, J. Duncan, Y. Pu, G. Liu, A. Homayoun and R. Attar, "An Ultralow-Power On-Die PMU in a 28-nm CMOS SoC With Direct Li-Ion Battery-Attach Capability," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no. 2, pp. 465-476, June 2018.
[26] Y. Pu et al., "A 9-mm2 Ultra-Low-Power Highly Integrated 28-nm CMOS SoC for Internet of Things," in IEEE Journal of Solid-State Circuits, vol. 53, no. 3, pp. 936-948, March 2018.
[27] Chen, J., He, L. A 95 nA quiescent current hysteretic mode buck converter with sample and hold reference. Analog Integr Circ Sig Process 90, 645–651 (2017).
[28] C. Wu, M. Takamiya and T. Sakurai, "Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 6, pp. 1139-1150, June 2018.
[29] A. Paidimarri and A. P. Chandrakasan, "A Wide Dynamic Range Buck Converter With Sub-nW Quiescent Power," in IEEE Journal of Solid-State Circuits, vol. 52, no. 12, pp. 3119-3131, Dec. 2017.
[30] L. Chu et al., "200nA low quiescent current deep-standby mode in 28nm DC-DC buck converter for active implantable medical devices," 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC), Xiamen, 2015, pp. 1-4.
[31] M. Seok, G. Kim, D. Blaauw and D. Sylvester, "A Portable 2-Transistor Picowatt Temperature-Compensated Voltage Reference Operating at 0.5 V," in IEEE Journal of Solid-State Circuits, vol. 47, no. 10, pp. 2534-2545, Oct. 2012.
[32] K. h. Chen, C. c. Chien, C. h. Hsu, and L. r. Huang, "Optimum power-saving method for power MOSFET width of DC/DC converters," IET Circuits, Devices & Systems, vol. 1, no. 1, pp. 57-62, 2007.
[33] O. Abdel-Rahman, J. A. Abu-Qahouq, L. Huang, and I. Batarseh, "Analysis and Design of Voltage Regulator With Adaptive FET Modulation Scheme and Improved Efficiency," IEEE Transactions on Power Electronics, vol. 23, no. 2, pp. 896-906, 2008.
[34] 林詩梅, "具快速響應之電流模式及遲滯定頻降壓型轉換器," 國立成功大學電機工程學系碩士論文, 2014.
[35] K. Isono, T. Hirose, K. Tsubaki, N. Kuroki and M. Numa, "A 18.9-nA standby current comparator with adaptive bias current generator," IEEE Asian Solid-State Circuits Conference 2011, Jeju, 2011, pp. 237-240.
[36] T. Murayama and Y. Gendai, "A top-down mixed-signal design methodology using a mixed-signal simulator and analog HDL," in Proc. IEEE European Design Automation Conference, 1996, pp. 59-64.
[37] R. Sommer, I. Rugen-Herzig, E. Hennig, U. Gatti, P. Malcovati, F. Maloberti, et al., "From system specification to layout: seamless top-down design methods for analog and mixed-signal applications," in Proc. IEEE Design, Automation and Test in Europe Conference and Exhibition, 2002, pp. 884-891.
[38] M. S. McCorquodale, F. H. Gebara, K. L. Kraver, E. D. Marsman, R. M. Senger, and R. B. Brown, "A top-down microsystems design methodology and associated challenges," in Proc. IEEE Design, Automation and Test in Europe Conference and Exhibition, 2003, pp. 292-296.
[39] C. Glaser, " Accurately measuring efficiency of ultralow-IQ devices ". [Online]. Available: https://www.ti.com/lit/an/slyt558/slyt558.pdf