簡易檢索 / 詳目顯示

研究生: 郭剛宏
Kuo, Kang-Hung
論文名稱: 具耦合電感器及切換式電容器之十一階換流器研製
Design and Implementation of an Eleven-Level Inverter Using Coupled Inductor and Switched Capacitor
指導教授: 陳建富
Chen, Jiann-Fu
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年: 2015
畢業學年度: 104
語文別: 中文
論文頁數: 85
中文關鍵詞: 十一階換流器耦合電感器控制法
外文關鍵詞: multilevel inverter, coupled inductor, control method
相關次數: 點閱:90下載:3
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 本文提出一新型具耦合電感器及切換式電容器之十一階換流器,此電路架構包含一直流電源、切換式電容器及耦合電感器,利用切換式電容器串接技術及耦合電感器使輸出產生十一種輸出電壓階層,並具有低總諧波失真率之多階輸出。相較於傳統十一階換流器架構,本文提出之架構採用較少功率開關及二極體元件,電容數量也較傳統十一階換流器少,以增加電路穩定性,並提高電路壽命,且不需電容平衡電路,開關訊號控制上變得較為簡易。
    本文設計一輸入270 V直流電壓、輸出380 V交流電壓及輸出功率3 kW之實作電路並驗證其可行性。當輸出功率於滿載3 kW,其電路轉換效率為94.03%,輸出電壓總諧波失真率為2.53%。

    A novel eleven-level inverter with coupling inductor is proposed in this thesis. The circuit structure includes a direct current voltage source, a circuit composed of switching capacitors and a coupling inductor. Eleven levels of voltage are generated by combining the technique of cascading switching capacitor with coupling inductor. The total harmonic distortion produced by the proposed topology is also relatively low compared with traditional topologies. The new topology produces a significant reduction in the number of diodes and power switching devices in order to implement the multilevel output. Voltage-balancing circuit is left out due to the special designation of the switching capacitor circuit, so the control signals on the switches can be simplified.
    A prototype circuit with input voltage 270 Vdc, output voltage 380 Vac and output power 3 kW is implemented to verify the feasibility of the proposed novel eleven-level inverter. Finally, the efficiency is 94.03% and total output voltage harmonic distortion is 2.53% at 3 kW.

    中文摘要 I 英文摘要 II 英文延伸摘要 III 誌謝 VIII 目錄 IX 圖目錄 XII 表目錄 XVI 第一章 緒論 1 1.1 研究背景與動機 1 1.2 研究目的與內容 2 1.3 論文大綱 3 第二章 多階換流器之架構與分析 4 2.1 前言 4 2.2 多階架構之基本概念 5 2.3 多階換流器介紹 6 2.3.1 二極體箝位式多階換流器 6 2.3.2 飛輪電容式多階換流器 9 2.3.3 串接式多階換流器 12 2.3.4 簡易型多階換流器 15 2.3.5 切換式電容之七階換流器 17 2.3.6 具耦合電感之五階換流 18 2.4 正弦脈波寬度調變之切換技術 20 第三章 新型單相十一階換流器 22 3.1 前言 22 3.2 電路架構 23 3.3 論文架構與傳統架構之比較 24 3.4 耦合電感之設計 25 3.5 電容電壓平衡架構 28 3.6 操作模式分析 32 3.7 開關控制技術 59 第四章 模擬及實驗結果 64 4.1 前言 64 4.2 耦合電感設計 65 4.3 低通濾波器設計 66 4.4 模擬結果 67 4.5 實驗結果 70 第五章 結論與未來展望 78 5.1 結論 78 5.2 未來展望 79 參考文獻 80

    [1] G. P. Adam, S. J. Finney, A. M. Massoud, and B. W. Williams, “Capacitor balance issues of the diode-clamped multilevel inverter operated in a quasi two-state mode,” IEEE Trans. Ind. Electron., vol. 55, no. 8, pp. 3088-3099, Aug. 2008.
    [2] M. M. Renge and H. M. Suryawanshi, “Five-level diode clamped inverter to eliminate common mode voltage and reduce dv/dt in medium voltage rating induction motor drives,” IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1598-1607, Jul. 2008.
    [3] O. Bouhali, B. Francois, E. M. Berkouk, and C. Saudemont, “DC link capacitor voltage balancing in a three-phase diode clamped inverter controlled by a direct space vector of line-to-line voltages,” IEEE Trans. Power Electron., vol. 22, no.5, pp. 1636-1648, Sep. 2007.
    [4] A. Shukla, A. Ghosh, and A. Joshi, “Improved multilevel hysteresis current regulation and capacitor voltage balancing schemes for flying capacitor multilevel inverter,” IEEE Trans. Power Electron., vol. 23, no. 2, pp. 518-529, Mar. 2008.
    [5] D. W. Kang, B. K. Lee, J. H. Jeon, T. J. Kim, and D. S. Hyun, “A symmetric carrier technique of CRPWM for voltage balance method of flying-capacitor multilevel inverter,” IEEE Trans. Ind. Electron., vol. 52, no. 3, pp. 879-888, Jun. 2005.
    [6] J. Huang and K. A. Corzine, “Extended operation of flying capacitor multilevel inverters,” IEEE Trans. Power Electron., vol. 21, no. 1, pp. 140-147, Jan. 2006.
    [7] R. Gupta, A. Ghosh, and A. Joshi, “Switching characterization of cascaded multilevel-inverter-controlled systems,” IEEE Trans. Ind. Electron., vol. 55, no. 3, pp. 1047-1058, Mar. 2008.
    [8] Z. Du, L. M. Tolbert, B. Ozpineci, and J. N. Chiasson, “S fundamental frequency switching strategies of a seven-level hybrid cascaded H-bridge multilevel inverter,” IEEE Trans. Power Electron., vol. 24, no. 1, pp. 25-33, Jan. 2009.
    [9] R. Gupta, A. Ghosh, and A. Joshi, “Multiband hysteresis modulation and switching characterization for sliding-mode-controlled cascaded multilevel inverter,” IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2344-2353, Jul. 2010.
    [10] P. Cortés, A. Wilson, S. Kouro, J. Rodriguez, and H. A. Rub, “Model predictive control of multilevel cascaded H-bridge inverters,” IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2691-2699, Aug. 2010.
    [11] Z. Du, B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, “DC–AC cascaded H-bridge multilevel boost inverter with no inductors for electric/hybrid electric vehicle applications,” IEEE Trans. Ind. Appl., vol.45, no. 3, pp. 963-970, May 2009.
    [12] Z. Zhao, J. S. Lai, and Y. Cho, “Dual-mode double-carrier-based sinusoidal pulse width modulation inverter with adaptive smooth transition control between modes,” IEEE Trans. Ind. Electron., vol. 60, no. 5, pp. 2094-2103, May 2013.
    [13] W. Yao, H. Hu, and Z. Lu, “Comparisons of space-vector modulation and carrier-based modulation of multilevel inverter,” IEEE Trans. Power Electron., vol. 23, no. 1, pp. 45-51, Jan. 2008.
    [14] J. Zhao, Y. Han, X. He, C. Tan, J. Cheng, and R. Zhao, “Multilevel circuit topologies based on the switched-capacitor converter and diode-clamped converter,” IEEE Trans. Power Electron., vol. 26, no. 8, pp. 2127-2136, Aug. 2011.

    [15] Z. Shu, X. He, Z. Wang, D. Qiu, and Y. Jing, “Voltage balancing approaches for diode-clamped multilevel converters using auxiliary capacitor-based circuits, ” IEEE Trans. Power Electron., vol. 28, no. 5, pp. 2111-2124, May 2013.
    [16] K. Sano and H. Fujita, “Voltage-balancing circuit based on a resonant switched-capacitor converter for multilevel inverters,” IEEE Trans. Ind. Appl., vol. 44, no. 6, pp. 1768-1776, Nov. 2008.
    [17] A. Shukla, A. Ghosh, and A. Joshi, “Flying capacitor-based chopper circuit for dc capacitor voltage balancing in diode-clamped multilevel inverter,” IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2249-2261, Jul. 2010.
    [18] K. Hasegawa and H. Akagi, “A new DC-voltage-balancing circuit including a single coupled inductor for a five-level diode-clamped PWM inverter,” IEEE Trans. Ind. Appl., vol. 47, no. 2, pp. 841-852, Mar. 2011.
    [19] J. Rodriguez, J. S. Lai, and F. Z. Peng, “Multi-level inverter: a survey of topologies, controls, and applications,” IEEE Trans. Ind. Electron., vol.49, no. 4, pp. 724-738, Aug. 2002.
    [20] X. Yuan and I. Barbi, “Fundamentals of a new diode clamping multilevel inverter,” Power Electronics Specialists Conference, Jun. 2008, pp. 4296-4301.
    [21] N. S. Choi, J. G. Cho, and G. H. Cho, “A general circuit topology of multilevel inverter,” IEEE PESC Power Conference, Jun. 1991, pp. 96-103.
    [22] X. Yuan and I. Barbi, “Fundamentals of a new diode clamping multilevel inverter,” IEEE Trans. Power Electron., vol. 15, no. 4, pp. 711 - 718, Jul. 2000.

    [23] G. J. Su, “Multilevel DC-link inverter,” IEEE Trans. Ind. Appl., vol. 41, no. 3, pp. 848 - 854, Jun. 2005.
    [24] D. W. Kang, B. K. Lee, J. H. Jeon, T. J. Kim, and D. S. Hyun, “A symmetric carrier technique of CRPWM for voltage balance method of flying-capacitor multilevel inverter,” IEEE Trans. Ind. Electron., vol. 52, no. 3, pp. 879-888, Jun. 2005.
    [25] M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, “Active capacitor voltage balancing in single-phase flying-capacitor multilevel power converters,” IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 769-778, Feb. 2012.
    [26] A. Ruderman and B. Reznikov, “Seven-level single-leg flying capacitor converter voltage balancing dynamics analysis,” IEEE EPE Power Electronics and Applications Conference, 2011, pp. 1-10.
    [27] P. Lezana, J. Rodriguez, and D. A. Oyarzun, “Cascaded multilevel inverter with regeneration capability and reduced number of switches,” IEEE Trans. Ind. Electron., vol. 55, no. 3, pp. 1059-1066, Mar. 2008.
    [28] R. Gupta, A. Ghosh, and A. Joshi, “Switching characterization of cascaded multilevel-inverter-controlled systems,” IEEE Trans. Ind. Electron., vol. 55, no. 3, pp. 1047-1058, Mar. 2008.
    [29] R. Seyezhai and B. L. Mathur, “Hybrid cascaded H-bridge multilevel inverter for fuel cell power conditioning systems,” Universities Power Engineering Conference, Sep. 2008, pp. 1-5.
    [30] G. Ceglia, V. Guzmán, C. Sánchez, F. Ibáñez, J. Walter, and M. I. Giménez, “A new simplified multilevel inverter topology for DC–AC conversion,” IEEE Trans. Power Electron., vol. 21, no. 5, pp. 1311- 1319, Sep. 2006.

    [31] E. Babaei, S. H. Hosseini, G. B. Gharehpetian, M. T. Haque, and M. Sabahi, ”Reduction of DC voltage sources and switches in asymmetrical multilevel converters using a novel topology,” Elsevier Journal of Electric Power Systems Research, pp. 1073-1085, 2007.
    [32] H. Xiangning, A. Chen, W. Hongyang, D. Yan, and Z. Rongxiang, “Simple passive lossless snubber for high-power multilevel inverters,” IEEE Trans. Ind. Electron., vol. 53, no. 3, pp. 727-735, Jun. 2006.
    [33] C. M. Wang, C. H. Su, M. C. Jiang, and Y. C. Lin, “A ZVS-PWM single-phase inverter using a simple ZVS-PWM commutation cell,” IEEE Trans. Ind. Electron., vol. 55, no. 2, pp. 758-766, Feb. 2008.
    [34] N. A. Rahim, K. Chaniago, and J. Selvaraj, “Single-phase seven-level grid-connected inverter for photovoltaic system,” IEEE Trans. Ind. Electron., vol. 58, no. 6, pp. 2435-2443, Jun. 2011.
    [35] Y. Hinago and H. Koizumi, “A switched-capacitor inverter using series/parallel conversion with inductive load,” IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 5344-5351, Feb. 2012.
    [36] A. M. Knight, J. Ewanchuk, and J. C. Salmon, “Coupled three-phase inductors for interleaved inverter switching, ” IEEE Trans. Magn., vol. 44, no. 11, pp. 4119-4122, Nov. 2008.
    [37] J. Salmon, A. Knight, and J. Ewanchuk, “Single phase multi-level PWM inverter topologies using coupled inductors,” IEEE PESC Power Conference, Jun. 2008, pp. 802–808.
    [38] J. Salmon, J. Ewanchuk, and A. Knight, “PWM inverters using split-wound coupled inductors,” IEEE Trans. Ind. Appl., vol. 45, no. 6, pp. 2001-2009, Nov. 2009.

    [39] D. Floricau, E. Floricau, and G. Gateau, “A novel single-phase five-level inverter with coupled inductors,” IEEE Trans. Ind. Electron., vol. 58, no. 12, pp. 5344-5351, Jul. 2011.
    [40] J. Chavarría, D. Biel, F. Guinjoan, C. Meza, and J. J. Negroni, “Energy-balance control of PV cascaded multilevel grid-connected inverters under level-shifted and phase-shifted PWMs,” IEEE Trans. Ind. Electron., vol. 60, no. 1, pp. 98-111, Jan. 2013.
    [41] D. W. Kang, B. K. Lee, J. H. Jeon, T. J. Kim, and D. S. Hyun, “A symmetric carrier technique of CRPWM for voltage balance method of flying-capacitor multilevel inverter,” IEEE Trans. Ind. Electron., vol. 52, no. 3, pp. 879-888, Jun. 2005.
    [42] K. Hasegawa and H. Akagi, “A new DC-voltage-balancing circuit including a single coupled inductor for a five-level diode-clamped PWM inverter,” IEEE Trans. Ind. Appl., vol. 47, no. 2, pp. 841-852, Mar. 2011.
    [43] A. Shukla, A. Ghosh, and A. Joshi, “Flying capacitor-based chopper circuit for DC capacitor voltage balancing in diode-clamped multilevel inverter,” IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2249-2261, Jul. 2010.
    [44] Z. Shu, X. He, Z. Wang, D. Qiu, and Y. Jing, “Voltage balancing approaches for diode-clamped multilevel converters using auxiliary capacitor-based circuits, ” IEEE Trans. Power Electron., vol. 28, no. 5, pp. 2111-2124, May 2013.
    [45] I. Abdalla, J. Corda, and L. Zhang, “Multilevel DC-link inverter and control algorithm to overcome the PV partial shading,” IEEE Trans. Power Electron., vol. 28, no. 1, pp. 14-18, Jan. 2013.

    下載圖示 校內:2021-01-26公開
    校外:2021-01-26公開
    QR CODE