本論文研究題目為使用電荷平衡控制技術之數位雙迴路降壓型轉換器，詳細探討了降壓型轉換器其功率級元件與系統規格的變化對於暫態行為的影響，並提出一套功率級設計流程幫助設計者制定出合適的參數，目的使系統穩態以及暫態效能能夠符合設計者所預期的規格。
此外，倘若設計者的預期規格太過嚴峻而功率級設計流程無法訂定出參數時，意謂著系統必須藉由加速暫態機制來解決，因此本論文整理快速暫態相關的類比與數位研究文獻，並針對系統架構進行分類與比較優缺點，得出使用電荷平衡控制技術相較於一般常見的線性控制(單迴路控制)來說能使暫態效果有卓越的提昇。
本論文作品根據此技術並設計數位雙迴路降壓型轉換器，其保留單迴路控制的零穩態誤差優點並在暫態時切換至電荷平衡控制抑制輸出電壓振幅變化並快速回復到系統穩態，架構實現上只需要回授用的電壓ADC，大大降低硬體成本與ADC所消耗的能量，最後以FPGA為實驗平台並進行系統驗證與量測，證明透過雙迴路控制技術能大幅度改善系統的暫態性能，與單迴路控制系統相比在性能上提昇了70%。

The topic of this thesis is a digital dual-loop buck converter using charge balance control technology. We discuss the influence of the changes by power stage components and system specifications on the transient behavior of the buck converter in detail, then propose a power stage design flow. It can help the designer to choose appropriate parameters to meet the designer expected system’s steady state and transient specifications.
In addition, if the designer's expected specifications are too severe then the power stage design flow cannot determine parameters, it means that the specification must be achieved by the accelerated transient mechanism. Therefore, this thesis collates many paper about fast transient of analog and digital control. Analyze system control methods and compare advantages and disadvantages. It is concluded that the use of charge balance control technology can achieve an excellent improvement in transient effects compared to the usual single-loop control(linear control).
According to this technology, this thesis designs a digital dual-loop buck converter, which retains the advantages of zero-state error of single-loop control and switches to charge balance control in transient state to suppress output voltage amplitude variation and quickly return to system steady state. The overall architecture implementation requires only one voltage feedback ADC, which greatly reduces the hardware cost and the energy consumed. Finally, using FPGA as the experimental platform and performing system verification and measurement, it is proved that the dual-loop control technology can greatly improve the transient performance of the system, and the performance is improved by 70% compared with the single-loop control system.

[1] R. W. E. a. D. Maksimovic, Fundamentals of Power Electronics, 2nd ed. Norwell: Kluwer Academic Publishers, 2001.
[2] P. D. Surinder P. Singh, Manager, Power Applications Group. Output Ripple Voltage for Buck Switching Regulator [Online]. Available: http://www.ti.com/lit/an/slva630a/slva630a.pdf
[3] B. Hauke. Basic Calculation of a Buck Converter's Power Stage [Online]. Available: http://www.ti.com/lit/an/slva477b/slva477b.pdf
[4] Y. Kaiwei, R. Yuancheng, and F. C. Lee, "Critical bandwidth for the load transient response of voltage regulator modules," IEEE Transactions on Power Electronics, vol. 19, no. 6, pp. 1454-1461, 2004.
[5] W. Pit-Leong, F. C. Lee, X. Peng, and Y. Kaiwei, "Critical inductance in voltage regulator modules," IEEE Transactions on Power Electronics, vol. 17, no. 4, pp. 485-492, 2002.
[6] R. F. A. Engineering. Buck Converter Stability checks using Richtek Fast Load Transient Tool [Online]. Available: https://www.richtek.com/Home/Design%20Support/~/media/DT_PDF/Richtek_Fast_Load_Transient_Tool_design_tip.pdf
[7] R. Redl, B. P. Erisman, and Z. Zansky, "Optimizing the load transient response of the buck converter," in Applied Power Electronics Conference and Exposition, 1998. APEC '98. Conference Proceedings 1998., Thirteenth Annual, 1998, vol. 1, pp. 170-176 vol.1.
[8] A. Bjeletić, L. Corradini, D. Maksimović, and R. Zane, "Specifications-driven design space boundaries for Point-of-Load converters," in 2011 Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), 2011, pp. 1166-1173.
[9] D. K. W. Li, Z. Gong, M. Rose, H. J. Bergveld, and O. Trescases, "Improved dynamics in DC-DC converters for IoT applications with repetitive load profiles using self-calibrated preemptive current control," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), 2017, pp. 3352-3356.
[10] C. S. Huang, C. H. Tsai, and J. H. Wang, "Design and verification of an integrated current mode switching regulator," in Proceedings of 2011 International Symposium on VLSI Design, Automation and Test, 2011, pp. 1-4.
[11] C. C. Chen, C. H. Huang, and S. C. Tseng, "A fast transient response voltage mode buck converter with an adaptive ramp generator," in 2014 International Conference on Information Science, Electronics and Electrical Engineering, 2014, vol. 3, pp. 1705-1708.
[12] J. S. Chang, H. S. Oh, Y. H. Jun, and B. S. Kong, "Fast Output Voltage-Regulated PWM Buck Converter With an Adaptive Ramp Amplitude Control," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 60, no. 10, pp. 712-716, 2013.
[13] T. J. Tseng, C. H. Wu, and L. R. Chang-Chien, "Fast transient voltage-mode buck regulator applying ramp signal with a variable DC-offset scheme," IET Power Electronics, vol. 5, no. 8, pp. 1408-1417, 2012.
[14] C. H. Lin, H. W. Huang, and K. H. Chen, "Fast transient technique (FTT) in buck current-mode DC-DC converters for low-voltage SoC systems," in 2008 IEEE Custom Integrated Circuits Conference, 2008, pp. 25-28.
[15] C. Y. Hsieh and K. H. Chen, "Adaptive Pole-Zero Position (APZP) Technique of Regulated Power Supply for Improving SNR," IEEE Transactions on Power Electronics, vol. 23, no. 6, pp. 2949-2963, 2008.
[16] Y. H. Lee, S. C. Huang, S. W. Wang, and K. H. Chen, "Fast Transient (FT) Technique With Adaptive Phase Margin (APM) for Current Mode DC-DC Buck Converters," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 10, pp. 1781-1793, 2012.
[17] P. H. Liu, Y. Yan, F. C. Lee, and P. Mattavelli, "External ramp autotuning for current mode control of switching converters," in 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), 2013, pp. 276-280.
[18] P. H. Liu, Y. Yan, F. C. Lee, and P. Mattavelli, "Universal Compensation Ramp Auto-Tuning Technique for Current Mode Controls of Switching Converters," IEEE Transactions on Power Electronics, vol. 33, no. 2, pp. 970-974, 2018.
[19] L. Yang, J. Park, and A. Q. Huang, "An adaptive external ramp control of the peak current controlled Buck converters for high control bandwidth and wide operation range," in 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), 2010, pp. 2181-2188.
[20] A. Barrado, J. Quintero, A. Lazaro, C. Fernandez, P. Zumel, and E. Olias, "Linear-Non-Linear Control Applied in Multiphase VRM," in 2005 IEEE 36th Power Electronics Specialists Conference, 2005, pp. 904-909.
[21] J. Quintero, A. Barrado, M. Sanz, C. Fernández, and P. Zumel, "Impact of Linear-Nonlinear Control in Multiphase VRM Design," IEEE Transactions on Power Electronics, vol. 26, no. 7, pp. 1826-1831, 2011.
[22] X. Chen, P. Luo, and S. W. Zhen, "Combined linear-nonlinear control for improved dynamic response of dc-dc buck converter," in 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, 2012, pp. 1-3.
[23] B. Y. Chiu, D. Chen, and W. H. Chang, "Control circuit and method for a power converter," 2011. Available: https://patents.google.com/patent/US7876075.
[24] E. Meyer and Y. F. Liu, "A Quick Capacitor Charge Balance Control Method to Achieve Optimal Dynamic Response for Buck Converters," in 2007 IEEE Power Electronics Specialists Conference, 2007, pp. 1549-1555.
[25] E. Meyer and Y. F. Liu, "A practical minimum time control method for Buck converters based on capacitor charge balance," in 2008 Twenty-Third Annual IEEE Applied Power Electronics Conference and Exposition, 2008, pp. 10-16.
[26] E. Meyer, Z. Zhang, and Y. F. Liu, "An Optimal Control Method for Buck ConvertersUsing a Practical Capacitor ChargeBalance Technique," IEEE Transactions on Power Electronics, vol. 23, no. 4, pp. 1802-1812, 2008.
[27] L. Jia, D. Wang, Y. F. Liu, and P. C. Sen, "A novel analog implementation of capacitor charge balance controller with a practical extreme voltage detector," in 2011 Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), 2011, pp. 245-252.
[28] G. Feng, E. Meyer, and Y. F. Liu, "High performance digital control algorithms for DC-DC converters based on the principle of capacitor charge balance," in 2006 37th IEEE Power Electronics Specialists Conference, 2006, pp. 1-7.
[29] G. Feng, E. Meyer, and Y. F. Liu, "A New Digital Control Algorithm to Achieve Optimal Dynamic Performance in DC-to-DC Converters," IEEE Transactions on Power Electronics, vol. 22, no. 4, pp. 1489-1498, 2007.
[30] L. Jia and Y. F. Liu, "Voltage-Based Charge Balance Controller Suitable for Both Digital and Analog Implementations," IEEE Transactions on Power Electronics, vol. 28, no. 2, pp. 930-944, 2013.
[31] W. H. Chang and L. P. Tai, "Design of a digital power IC," in Proceedings of 2010 International Symposium on VLSI Design, Automation and Test, 2010, pp. 41-44.
[32] E. Meyer, Z. Zhang, and Y. F. Liu, "Digital charge balance controller with low gate count to improve the transient response of buck converters," in 2009 IEEE Energy Conversion Congress and Exposition, 2009, pp. 3320-3327.
[33] E. Meyer, Z. Zhang, and Y. F. Liu, "Digital Charge Balance Controller to Improve the Loading/Unloading Transient Response of Buck Converters," IEEE Transactions on Power Electronics, vol. 27, no. 3, pp. 1314-1326, 2012.
[34] E. M. Y. F. Liu, "DC-DC Converter with Improved Dynamic Response," 2011. Available: https://patentimages.storage.googleapis.com/cc/b6/fc/516ce061ebad5c/US8054058.pdf.
[35] Z. Zhao and A. Prodic, "Continuous-Time Digital Controller for High-Frequency DC-DC Converters," IEEE Transactions on Power Electronics, vol. 23, no. 2, pp. 564-573, 2008.
[36] L. Jia, D. Wang, J. Fu, Y. F. Liu, and P. C. Sen, "A novel parameter-independent digital optimal control algorithm for DC-DC Buck converters based on parabolic curve fitting," in 2010 IEEE Energy Conversion Congress and Exposition, 2010, pp. 500-507.
[37] L. Jia, D. Wang, E. Meyer, Y. F. Liu, and P. C. Sen, "A novel digital capacitor charge balance control algorithm with a practical extreme voltage detector," in 2010 IEEE Energy Conversion Congress and Exposition, 2010, pp. 514-521.
[38] L. Jia and Y. F. Liu, "Low Cost Microcontroller Based Implementation of Robust Voltage Based Capacitor Charge Balance Control Algorithm," IEEE Transactions on Industrial Informatics, vol. 9, no. 2, pp. 869-879, 2013.
[39] L. Corradini, A. Costabeber, P. Mattavelli, and S. Saggini, "Time optimal, parameters-insensitive digital controller for VRM applications with Adaptive Voltage Positioning," in 2008 11th Workshop on Control and Modeling for Power Electronics, 2008, pp. 1-8.
[40] A. Costabeber, L. Corradini, P. Mattavelli, and S. Saggini, "Time optimal, parameters-insensitive digital controller for DC-DC buck converters," in 2008 IEEE Power Electronics Specialists Conference, 2008, pp. 1243-1249.
[41] L. Corradini, A. Costabeber, P. Mattavelli, and S. Saggini, "Parameter-Independent Time-Optimal Digital Control for Point-of-Load Converters," IEEE Transactions on Power Electronics, vol. 24, no. 10, pp. 2235-2248, 2009.
[42] 陳育煌, 採用堆疊開關功率級之數位降壓晶片設計. 國立成功大學電機工程學系碩士論文, 2016.
[43] R. Semiconductor. 2.5V Drive Nch MOSFET [Online]. Available: https://www.mouser.tw/datasheet/2/348/rtr040n03tl-e-1018305.pdf
[44] Microchip. 6A High-Speed MOSFET Drivers [Online]. Available: http://ww1.microchip.com/downloads/en/DeviceDoc/21419D.pdf
[45] Y. S. Hwang, A. Liu, Y. B. Chang, and J. J. Chen, "A High-Efficiency Fast-Transient-Response Buck Converter with Analog-Voltage-Dynamic-Estimation Techniques," IEEE Transactions on Power Electronics, vol. 30, no. 7, pp. 3720-3730, 2015.
[46] A. Radić, Z. Lukić, A. Prodić, and R. d. Nie, "Minimum deviation digital controller IC for single and two phase dc-dc switch-mode power supplies," in 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), 2010, pp. 1-6.