由於製程的進步導致串音效應愈來愈嚴重，造成晶片內部連接線延遲，並且限制了系統效能。傳統降低串音效應的編碼方法，會造成較大的匯流排面積。所以在本論文中，提出了以封包為處理單位的串列式編碼。它的編碼方法是以增加傳送向量數量的方式，來達到降低匯流排面積的目的。我們設計各種不同的串列式編碼演算法與電路，來降低串音效應。且使用HSPICE來模擬並測量匯流排上的消耗能量與訊號傳遞延遲，以及使用0.18-μm CMOS standard cell library 來估計編解碼器的面積與延遲。

The crosstalk delay becomes more and more serious due to advanced technology, and it limits the performance of system. In the past literatures some coding methodologies have been proposed to reduce crosstalk, but they will result in a serious bus area overhead. In this paper, we propose a serial coding methodology that encodes a packet at once. This coding methodology increases transmitted number of patterns to reduce bus area and we propose various coding algorithms and circuits that reduce crosstalk effect. Delay and energy dissipation on the bus are obtained using HSPICE. Delay and area of the codec are estimated using 0.18-μm CMOS standard cell library.

[1] Neil H.E. Weste and David Harris, “CMOS VLSI Design : A Circuits
and Systems Perspective, 3rd Edition”, Addison Wesley, 2004.
[2] L.Benini and G. D. Micheli, “Networks on Chips : A New paradigm
for System-on-Chip,” Design, Automation and Test in Europe, 2002.
Conference and Exhibition 2001. Proceedings , pp.102-109, March 2002.
[3] P.P.Sotiriadis, “Interconnect modeling and optimization in deep sub-
micron technologies,” dissertation, Massachusetts Institute of
Technology, Cambridge, May 2002.
[4] Caignet, F.; Delmas-Bendhia, S.; Sicard, E, “The Challenge of Signal
Integrity in Deep-Sub-Micrometer CMOS Technology,” Vol. 89, Issue 4,
pp. 556 – 573 April 2001.
[5] N. van der Meijs,J. Fokkema, “VLSI Circuit Reconstruction From Mask
Topology,” Integration, The VLSI Journal, vol. 2, no 2. pp. 85-109,
June. 1984,
[6] Srinivasa R. Sridhara and Naresh R. Shanbhag, “Coding for Reliable
On-Chip Buses: Fundamental Limits and Practical Codes,” in Proc.
VLSI Design, 2005. 18th International Conference, pp. 417-422, Jun.
2005.
[7] B. Victor and K. Keutzer, “Bus Encoding to Prevent Crosstalk
delay,” Proc. ICCAD, pp. 57-69, Nov.2001.
[8] Lin Li, Li N. Vijaykrishnan, Mahmut Kandemir, and Mary Jane Irwin,
“A Crosstalk Aware Interconnect with Variable Cycle Transmission,”
in Proc. DATE, pp. 102-107, 2004.
[9] S. Lin and D. J. Costello, Error Control Coding: Fundamentals and
Applications, 2d Edition, Englewood Cliffs, NJ: Prentice-Hall, 2004.
[10] C. Duan, A. Tirumala, and S. P. Khatri, “Analysis and Avoidance of
Cross-talk in On-Chip Buses,”in Proc. Hot Interconnects, pp. 133-
138, 2001
[11] Ketan N. Patel and Igor L. Marjov, “Error-Correction and Crosstalk
Avoidance in DSM Busses” Very Large Scale Integration (VLSI)
Systems, IEEE Transactions on Volume 12, pp. 1076-1080 Oct. 2004.
[12] Srinivasa R. Sridhara and Naresh R. Shanbhag, “Coding for System-On-
Chip Networks: A Unified Framework”, in Proc. DAC, pp. 655-557
June. 2004.
[13] Srinivasa R. Sridhara, Arshad Ahmed, and Naresh R. Shanbhag,, “Area
and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses”,
in Proc. ICCD, pp. 12-17, Oct. 2004.
[14] R. Arunachalam, E. Acar, and S. R. Nassif, “Optimal
shielding/spacing metrics for low power design”, in Proc. IEEE
Computer Society Annual Symposium on VLSI pp. 167-172, 2003.
[15] S. Ramprasad , N. R. Shanbhag, and I. N. Hajj, “Information-
Theoretic Bounds on Average Signal Transition Activity.”, IEEE
Trans. VLSI
Syst., vol 7, pp.359-368, Sept. 1999.
[16] Taku Uchino and Jason Cong, “An Interconnect Energy Model
Considering Coupling Effects.”, Computer-Aided Design of Integrated
Circuits and Systems, vol 21, pp.763-776, July 2002.
[17] Yan Zhang, John Lach, Kevin Skadron and Mircea R. Stan, “Odd/Even
Bus Invert with Two-Phase Transfer for Transfer for Buses with
Coupling.”, in Proc. ISLPED, pp. 80-83, 2002
[18] HSPICE Simulation and Analysis Maunal, Synopsys, Synopsys, Mountain
View, CA, 2003