簡易檢索 / 詳目顯示

回結果列表
研究生： 穆志偉
Mu, Chih-Wei
論文名稱： 應用全數位鎖相迴路技術之數位控制直流-直流轉換器
ALL-Digital PLL-Based Digitally Controlled DC-DC Converter
指導教授： 蔡建泓
Tsai, Chien-Hung
學位類別： 碩士
Master
系所名稱： 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年： 2010
畢業學年度： 98
語文別： 中文
論文頁數： 115
中文關鍵詞： 數位脈波寬度調變器 、全數位鎖相迴路 、TIQ-based flash A/D 、直流-直流轉換器 、Top-down設計流程
外文關鍵詞： Digital Pulse Width Modulator, All-Digital Phase-Locked Loop, TIQ-based flash A/D, DC-DC converter, Top-down Design Flow
相關次數： 點閱：132  下載：8 
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報

    • 本論文提出應用全數位鎖相迴路技術之數位控制直流-直流轉換器，主要特點包含可校準數位脈波寬度調變器與低功耗視窗型TIQ-based flash A/D電路。使轉換器達到自動調變且校準切換頻率、全數位電路合成、省面積、低功耗……等好處。藉由GUI設計輔助軟體，本文提出開發數位控制轉換器的Top-down IC設計流程，減少設計時間與複雜度。最後本文用FPGA平台驗證電路功能，並以TSMC 0.18µm 1P6M 3.3V CMOS製程實現完整數位控制直流-直流轉換器電路架構。

    This paper proposes an all-digital PLL-based digitally controlled dc-dc converter, the main features is to contain the adjustable digital pulse width modulation and low-power windows-based and TIQ-based flash A/D circuit. The advantage of converter is that can accurately calibrate its operating frequency and have all-digital circuit synthesis, low area, low power consumption. By the GUI design assistance software, this paper proposes a top-down IC design flow for digitally controlled DC-DC converter, reduce design time and complexity. Finally this paper verify the circuit function with the FPGA platform and use TSMC 0.18µm 1P6M 3.3V CMOS process to achieve a complete digitally controlled DC-DC converter circuit architecture.

    第一章 緒論 1 1.1 研究背景與動機 1 1.2 相關研究發展 3 1.3 論文架構簡介 6 第二章 數位直流-直流轉換器原理及設計流程 7 2.1功率級操作及分析 7 2.1.1 直流穩態分析 7 2.1.2 交流穩態分析 14 2.2 控制器模式及工作原理 16 2.2.1 類比數位轉換器(A/D) 19 2.2.2 數位補償器(Digital Compensator) 20 2.2.3 數位脈波寬度調變器(DPWM) 22 2.3 可適性Dead-Time控制 25 2.4 數位直流-直流轉換器系統設計環境簡介 26 2.4.1 FPGA設計流程 26 2.4.2 IC設計流程 28 第三章 全數位鎖相迴路之可校準數位脈波寬度調變器 31 3.1 傳統DPWM架構簡介 31 3.1.1 Counter-based DPWM 31 3.1.2 Delay-line DPWM 32 3.1.3 Segmented DPWM 34 3.1.4 Hybrid DPWM 36 3.2 可校準DPWM簡介 37 3.2.1數位鎖相迴路 37 3.2.2 Dual Clock DPWM 41 3.2.3 Digital DLL based DPWM 43 3.3全數位鎖相迴路之可校準DPWM原理及設計 44 第四章 ADPWM降壓型數位直流-直流轉換器FPGA系統實作 61 4.1 系統架構及規格 61 4.2 ADPWM功能及線性度驗證 64 4.3 閉迴路系統量測 66 4.3.1 Steady State 67 4.3.2 Load Regulation 68 第五章 低功率視窗型TIQ-based Flash A/D轉換器 70 5.1應用於數位電源控管的A/D架構介紹 70 5.1.1 Ring-oscillator A/D 71 5.1.2 Delay-line A/D 73 5.1.3 Flash A/D 77 5.2 低功率視窗型TIQ-based flash A/D原理及設計 79 5.2.1 TIQ比較器 80 5.2.2差動對偏壓電路 84 第六章 ADPWM降壓型數位直流-直流轉換器晶片系統設計 90 6.1 系統規格及架構 90 6.2 數位電路pre-simulation及post-simulation結果 92 6.3 閉迴路系統模擬結果 94 6.3.1 Steady State 94 6.3.2 Load Regulation 97 6.3.3 Line Regulation 99 6.3.4 效率 101 6.4 IC佈局與量測規劃 103 第七章 結論 106 7.1結論與貢獻 106 7.2未來研究方向 106 參考文獻 108 附錄: VLSI Design/CAD Symposium 2009 會議論文 112

    [1] M. Hammes, et al., "Evolution on SoC Integration: GSM Baseband-Radio in 0.13um CMOS Extended by Fully Integrated Power Management Unit," Solid-State Circuits, IEEE Journal of, vol. 43, pp. 236-245, 2008.
    [2] Texas Instruments Datasheet, "UCD9112: Digital Dual-Phase Synchronous Buck Controller," http://focus.ti.com/docs/prod/folders/print/ucd9112.html 2007.
    [3] Texas Instruments Datasheet, "UCD9240: Digital Point of Load System Controller," http://focus.ti.com/docs/prod/folders/print/ucd9240.html 2008.
    [4] Fairchild Datasheet, "FD2004: Adaptive Digital DC-DC Controller with Current Sharing," http://www.fairchildsemi.com/digitalpower/FD2004-01.pdf, 2008.
    [5] Zilker Labs Datasheet, "3A Integrated Digital DC-DC Converter," http://www.intersil.com/data/fn/fn6851.pdf, 2008.
    [6] ADI Datasheet, "ADP1043: Digital Controller for Isolated Power Supply Applications," http://www.datasheetarchive.com/datasheet-pdf/044/DSA00517.html, 2008.
    [7] Texas Instruments, "SwitcherPro(TM) Online and Desktop Design Creator and Management Software " http://focus.ti.com/docs/toolsw/folders/print/switcherpro.html?DCMP=hpa_tools&HQS=Tools+OT+switcherpro#description, 2009.
    [8] Zirger Labs, "AN2035: Compensation using CompZL™ Devices," http://www.intersil.com/zilkerlabs/#AppNotes, 2009.
    [9] B. J. Patella, et al., "High-frequency digital PWM controller IC for DC-DC converters," Power Electronics, IEEE Transactions on, vol. 18, pp. 438-446, 2003.
    [10] A. V. Peterchev, et al., "Architecture and IC implementation of a digital VRM controller," Power Electronics, IEEE Transactions on, vol. 18, pp. 356-364, 2003.
    [11] "快捷半導體與Zilker Labs達成合作提供負載點數碼電源產品," http://www.electronictechnology.com/tc/news.php?lnk=newsdetail&newsid=15989, 2008.
    [12] A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," Power Electronics, IEEE Transactions on, vol. 18, pp. 301-308, 2003.
    [13] A. Syed, et al., "Digital pulse width modulator architectures," in Proc. IEEE Power Electronics Specialists Conference,, 2004, pp. 4689-4695 Vol.6.
    [14] Z. Lukic, et al., "Universal and Fault-Tolerant Multiphase Digital PWM Controller IC for High-Frequency DC-DC Converters," in Proc. IEEE Applied Power Electronics Conference, 2007, pp. 42-47.
    [15] W. Xiaopeng, et al., "Design and implementation of a 9-bit 8MHz DPWM with AMI06 process," in Proc. IEEE Applied Power Electronics Conference and Exposition, 2009, pp. 540-545.
    [16] R. F. Foley, et al., "An area-efficient digital pulsewidth modulation architecture suitable for FPGA implementation," in Proc. IEEE Applied Power Electronics Conference and Exposition, 2005, pp. 1412-1418 Vol. 3.
    [17] V. Yousefzadeh, et al., "Hybrid DPWM with Digital Delay-Locked Loop," in Proc. IEEE Computers in Power Electronics, 2006, pp. 142-148.
    [18] J. Li, et al., "High Resolution Digital Duty Cycle Modulation Schemes for Voltage Regulators," in Proc. IEEE Applied Power Electronics Conference, 2007, pp. 871-876.
    [19] M. G. Batarseh, et al., "Segmented Digital Clock Manager- FPGA based Digital Pulse Width Modulator Technique," in Proc. IEEE Power Electronics Specialists Conference, 2008, pp. 3036-3042.
    [20] Z. Lukic, et al., "Multibit Σ-∆ PWM Digital Controller IC for DC-DC Converters Operating at Switching Frequencies Beyond 10 MHz," Power Electronics, IEEE Transactions on, vol. 22, pp. 1693-1707, 2007.
    [21] X. Jinwen, et al., "A 4-uA quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications," Solid-State Circuits, IEEE Journal of, vol. 39, pp. 2342-2348, 2004.
    [22] G. Rajashekar and M. S. Bhat, "Design of Resolution Adaptive TIQ Flash ADC using AMS 0.35um Technology," in International Conference on Electronic Design, 2008, pp. 1-6.
    [23] R. W. E. a. D. Maksimovic, "Fundamentals of Power Electronics, 2nd ed," Boston, MA:Kluwer, 2000.
    [24] 梁適安, "交換式電源供給器之理論與實務設計," 全華科技圖書, 2004.
    [25] V. Vorperian, "Simplified analysis of PWM converters using model of PWM switch. Continuous conduction mode," IEEE Transactions on Aerospace and Electronic Systems, vol. 26, pp. 490-496, 1990.
    [26] H. Yu-Chi, et al., "Dual-section-average (DSA) analog-to-digital converter (ADC) in digital pulse width modulation (DPWM) DC-DC converter for reducing the problem of limiting cycle," in Proc. IEEE Asian Solid-State Circuits Conference, 2008, pp. 145-148.
    [27] L. Li, "Anatomy of peak current mode control in a monolithic dc/dc converter," in Proc. IEEE Applied Power Electronics Conference and Exposition, 2009, pp. 509-520.
    [28] A. Prodic and D. Maksimovic, "Design of a digital PID regulator based on look-up tables for control of high-frequency DC-DC converters," in Proc. IEEE Workshop on Computers in Power Electronics, 2002, pp. 18-22.
    [29] D. M. Van de Sype, et al., "Small-signal z-domain analysis of digitally controlled converters," in Proc. IEEE Power Electronics Specialists Conference, 2004, pp. 4299-4305 Vol.6.
    [30] L. Cheung Fai and P. K. T. Mok, "A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique," Solid-State Circuits, IEEE Journal of, vol. 39, pp. 3-14, 2004.
    [31] Texas Instruments, "Predictive Gate Drive Boosts Synchronous DC/DC Power Converter Effiency," 2003.
    [32] L. Chi-Wai, et al., "An integrated GUI design tool for digitally controlled switching DC-DC converter," in International Conference on Communications, Circuits and Systems, 2008, pp. 1324-1327.
    [33] N. Rahman, "Segmented ring-oscillator based 8-bit digital pulse width modulator power controller IC," University of Toronto, 2007.
    [34] Y.-C. Wang, "On Behavioral Modeling for Phase-Locked Loop Circuits with Non-Ideal Effects," Department of Electrical Engineering National Central University ,Taiwan, ROC, 2004.
    [35] 劉深淵 and 楊清淵, "鎖相迴路," 滄海書局, 2008.
    [36] V. Kratyuk, et al., "A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 54, pp. 247-251, 2007.
    [37] C. Yu-Ming and W. Chia-Ling, "An all-digital phase-locked loop for digital power management integrated chips," in Proc. IEEE International Symposium on Circuits and Systems, 2009, pp. 2413-2416.
    [38] J. Dunning, et al., "An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors," Solid-State Circuits, IEEE Journal of, vol. 30, pp. 412-422, 1995.
    [39] T. Olsson and P. Nilsson, "A digital PLL made from standard cell," in Proc. 15th ECCTD, pp. 277-280, 2001.
    [40] C. W. Mu, et al., "Synthesizable Wide Range DPWM with All-Digital PLL for Digitally-Controlled Switching Converter," in Proc. VLSI Design/CAD Symposium, 2009.
    [41] Altera Datasheet, "EP2C20F484C8: IC CYCLONE II FPGA 20K 484-FBGA," http://rocky.digikey.com/scripts/ProductInfo.dll?Site=US&V=544&M=EP2C20F484C8, 2004.
    [42] Vishay Datasheet, "Si4724CY: N-channel synchronous MOSFETs with break-before-make," http://www.datasheetcatalog.org/datasheet/vishay/71863.pdf, 2003.
    [43] Analog Devices Datasheet, "AD7822: 3 V/5 V, 2 MSPS, 8-Bit, 1-/4-/8-Channel Sampling ADCs " http://www.analog.com/en/analog-to-digital-converters/ad-converters/ad7822/products/product.html, 2006.
    [44] A. Parayandeh and A. Prodic, "Programmable Analog-to-Digital Converter for Low-Power DC-DC SMPS," IEEE Transactions on Power Electronics, vol. 23, pp. 500-505, 2008.
    [45] J. E. Proesel and L. T. Pileggi, "A 0.6-to-1V inverter-based 5-bit flash ADC in 90nm digital CMOS," in Custom Integrated Circuits Conference, 2008, pp. 153-156.
    [46] Z. Xu and D. Maksimovic, "Digital PWM/PFM controller with input voltage feed-forward for synchronous buck converters," in in Proc. IEEE Applied Power Electronics Conference and Exposition, 2008, pp. 523-528.
    [47] J. Zhang and S. R. Sanders, "A Digital Multi-Mode Multi-Phase IC Controller for Voltage Regulator Application," in in proc. IEEE Applied Power Electronics Conference, 2007, pp. 719-726.

    下載圖示 校內：2015-03-18公開
    校外：2015-03-18公開
    QR CODE