本論文是以CMOS製程研製之應用於ZigBee生醫無線系統之無線收發器，因為ZigBee為標榜低耗電量及低成本的無線通訊規格，所以非常適合應用生醫訊號處理及無線的應用。因此我們採用之無線通訊系統，操作頻率於2.4GHz~2.4835GHz，回歸損耗比小於20dB，傳輸距離為10~15公尺、最多可以擁有40通道數，並以QPSK之方式作調變，無線接收器之中頻頻率為402MHz~405MHz。
根據以上所定之規格，以TSMC 0.18μm 1P6M CMOS製程製作射頻收發射器，因為考慮發射器所打出之功率只要達0dBm，所以我們於發射端以LNA取代PA，因此發射器之電路包括有（PA/LNA、MIXER、VCO），而接收器則包括（LNA、MIXER、VCO），整個收發器系統是以收發切換器(T/R Switch)作連接。射頻接收器的直流功率消耗為7.45mW，其增益為20.9dB，發射器直流功率消耗為8.28mW，其增益為19.93dB，而且發射器與接受器之間的隔絕性都低於-28dB。

The thesis of this study presents the design and implementation of the ZigBee transceiver wireless system for the biomedical application in CMOS process. Its advantages include small size, low speed data rate, low cost and low power consumption. Therefore, it’s quit suitable for the biomedical application system. In design, the bandwidth is 83.5MHz from 2.4GHz to 2.4835GHz (return loss 20dB); transmission range is 10~15m, and there are 40 channels and QPSK modulation. We have obtained the immediate frequency of the receiver which is 402MHz~405MHz.
In design, we use LNA to instead of PA in the transmitter because of the maximum output power is 0dBm. Therefore, we design the circuits of the transmitter including: PA/LNA, Mixer and VCO. And receiver circuit includes: LNA, Mixer and VCO. Finally, we use the T/R Switch to combine the transmitter and receiver in TSMC 0.18μm 1P6M CMOS process.
The design of the transmitter has 19.98dB gain and DC consumption is 8.28mW. The receiver has 20.9dB gain and DC consumption is 7.45mW. The isolation between transmitter and receiver both is under -28dB.

參考文獻
[1]Z. Li, H. Yoon, F. J. Huang, and K. K. O, “5.8-GHz CMOS T/R Switches With High and Low Substrate Resistances in a 0.18μm CMOS Process”, IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 13, NO. 1, JANUARY 2003.
[2]F. J. Huang, and K. O, “A 2.4-GHz Single-Pole Double-Throw T/R Switch with 0.8-dB Insertion Loss Implemented in a CMOS Process”, in Proc. ESSCIRC, Sept. 2001.
[3]K. Yamamoto, T. Heima, A. Furukawa, M. Ono, Y. Hashizume, H. Komurasaki, S. Maeda, H. Sato, and N. Kato, “A 2.4-GHz-Band 1.8-V Operation Single-Chip Si-CMOS T/R-MMIC Front-End with a Low Insertion Loss Switch” ,IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 8, AUGUST 2001.
[4] P. B. Khannur, “A CMOS Power Amplifier With Power Control and T/R Switch for 2.45-GHz Bluetooth ISM Band Applications”, 2003 IEEE Radio Frequency Integrated Circuits Symposium.
[5]H. Komurasaki, T. Sano, T. Heima, K. Yamamoto, H. Wakada, I.Yasui, M. Ono, T. Miwa, H. Sato, T. Miki, and N. Kato, “A 1.8-V Operation RF CMOS Transceiver for 2.4-GHz-Band GFSK Applications”, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 5, MAY 2003.
[6]T.H Lee, “The Design of CMOS Radio Frequency Integrated Circuits”, Cambridge University Press, ISBN 0 521 63922 0, Chapter 2.
[7]T.H Lee, “The Design of CMOS Radio Frequency Integrated Circuits, Chap.11”, Cambridge University Press, 1998.
[8] B. Razavi, “ RF Microelectronics”, Prentice Hall PTR, 1997.
[9] B. D. Muer, M. Borremans, M. Steyaert, and G. L. puma, “A 2-GHz Low-phase-noise Integrated LC-VCO Set with Flicker-Noise Up conversion Minimization”, IEEE J. of Solid-State Circuits, vol.35,NO.7, pp.1034-1038, July 2000.
[10]D. Ham and A. Hajimiri, “Design and Optimization of a low-noise 2.4-GHz CMOS VCO with integrated LC tank and MOSCAP tuning”, IEEE International Symposium on Circuits and Systems, vol. 1, Geneva, Switzerland, May 2000, pp. 331-334.
[11]G. Watanabe, H. Lau, and J. Schoepf, “Integrated Mixer Design”, ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on28-30 Aug. 2000 Page(s):171 – 174.
[12]C. H. Tu; Y. Z. Juang, C. F. Chiu, R. L. Wang, “An accurate design of fully integrated 2.4GHz CMOS cascode LNA”, VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT). 2005 IEEE VLSI-TSA International Symposium on, 27-29 April 2005 Page(s):169 – 172.
[13]H. W. Chiu, S. S. Lu, Y. S. Lin, “A 2.17-dB NF 5-GHz-band monolithic CMOS LNA with 10-mW DC power consumption”, IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 53, NO. 3, MARCH 2005.
[14]T. K. Nguyen, C. H. Kim, G. J. Ihm, M. S. Yang, S. G. Lee, “CMOS low-noise amplifier design optimization techniques”, IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 52, NO. 5, MAY 2004.
[15]S. S. Lu, Y. S. Lin, H. W. Chiu, Y. C. Chen, and C. C. Meng, “The determination of S-parameters from the poles of voltage-gain transfer function for RF IC design”, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 52, NO. 1, JANUARY 2005
[16]B. Razavi, “Design of analog CMOS Integrate Circuits”, McGraw-Hill International Edition 2001.
[17]Agilent EESof Design Seminar, “RFIC Mixer Design”, 1999.
[18]http://www.rfic.co.uk
[19]許源佳，5.2GHz無線區域網路CMOS低雜訊放大器之設計，國立暨南國際大學電機工程研究所碩士論文，民國92年。
[20]紀宗億，無線心電圖通信晶片之研製，國立成功大學電機工程研究所碩士論文，民國93年。
[21]許崇文，無線方向定位晶片之研製，國立成功大學電機工程研究所碩士論文，民國94年。