此論文提供一種基於AVC/H.264視訊編解碼器之去區塊效應濾波器架構設計，其支援圖框式/圖場式之圖片可調性編碼，以及圖框式/圖場式之巨集方塊可調性編碼。基於自上至下設計方法論，將去區塊效應濾波演算法進行複雜度分析，以觀察在嚴苛情況下濾波器處理元件的平行度與系統工作頻率相應關係，並且以不同大小的資料精度為資料處理單位來進行設計空間探索，以觀察尖峰頻寬與記憶體需求相應關係。透過這些觀察，可基於工作頻率來決定濾波器處理元件的平行度，以維持濾波器處理元件之使用效率，且權衡尖峰頻寬與記憶體需求，選擇適當資料精度作為資料處理單位。
接著，基於去區塊效應濾波演算法中資料相依性，在對應所訂資料精度之區塊內探索不同邊緣處理順序所對應之資料流，從資料流也可觀察相應之硬體需求。因此，考量系統工作頻率、相應之硬體需求及資料的可重複使用性，從而決定適當的邊緣處理順序，及發展符合應用需求之去區塊效應濾波器架構設計。此去區塊效應濾波器架構設計為基於解碼器系統而發展，亦考量了其與相關模組之間的介面與資料溝通。

This thesis provides an architectural design filter in AVC/H.264 video codec, which supports the picture-adaptive field/frame mode and the macroblock-adaptive field/frame mode. Using a top-down design methodology, complexity analysis on the de-blocking filter algorithm was done to find a relation between the parallelism of the processing element (PE) of the de-blocking filter and the system operation frequency in a critical condition. Design space exploration was performed on different data granularities to determine a relation between the peak bandwidth and memory requirement. The parallelism of the PE can be determined based on the system operation frequency for maintaining the usage efficiency of the PE. A proper data granularity can be selected to serve as a data unit for processing, by striking a compromise between peak bandwidth and memory requirement.
In addition, based on data dependency of the de-blocking filter algorithm, data flow corresponding to different processing orders of edge in a block corresponding to the determined data granularity was explored. From the data flow, the corresponding hardware requirements could be determined. Hence, with consideration of the system operation frequency, the corresponding hardware requirement, and data reuse, the proper processing order of edge is further determined, and the de-blocking filter architecture design is developed to conform to an application requirement. The architectural design of the de-blocking filter is developed based a decoder system. Interfaces and data communication between the de-blocking filter architecture and each related module were also taken into consideration.

[1] ITU T Recommendation H.264, “Advanced video coding for generic audiovisual services”, Draft, March 2005.
[2] Iain E. G. Richardson, H.264 and MPEG-4 Video Compression: Video Coding for Next-generation Multimedia. John Wiley and Sons, 2003, ISBN 0470848375, 9780470848371.
[3] Thomas Wiegand, Gary J. Sullivan, Gisle Bjøntegaard, and Ajay Luthra, “Overview of the H.264/AVC Video Coding Standard,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, No. 7, pp.560-576, July 2003.
[4] Peter List, Anthony Joch, Jani Lainema, Gisle Bjøntegaard, and Marta Karczewicz, “Adaptive Deblocking Filter,” IEEE Transactions on Circuits and Systems for Video Technology, vol.13, no.7, pp.614-619, July 2003.
[5] Kyeong-Yuk Min and Jong-Wha Chong, “A Memory and Performance Optimized Architecture of Deblocking Filter in H.264/AVC,” Multimedia and Ubiquitous Engineering, 2007. MUE '07. International Conference on, vol., no., pp.220-225, 26-28 April 2007.
[6] Miao Sima, Yuanhua Zhou, and Wei Zhang, “An Efficient Architecture for Adaptive Deblocking Filter of H.264/AVC Video Coding,” IEEE Transactions on Consumer Electronics, Vol. 50, No. 1, Feb. 2004
[7] Yu-Wen Huang, To-Wei Chen, Bing-Yu Hsieh, Tu-Chih Wang, Te-Hao Chang, and Liang-Gee Chen, “Architecture Design for Deblocking Filter in H.264/JVT/AVC,” Proceedings of 2003 International Conference on Multimedia and Expo, vol.1, pp. I-693-6, July 2003.
[8] Bin Sheng, Wen Gao, and Di Wu, "An Implemented Architecture of Deblocking Filter for H.264/AVC," International Conference on Image Processing, vol.1, pp. 665-668, 24-27 Oct. 2004.
[9] Chao-Chung Cheng and Tian-Sheuan Chang, “An Hardware Efficient Deblocking Filter for H.264/AVC,” International Conference on Consumer Electronics, pp. 235-236, 8-12 Jan. 2005.
[10] Lingfeng Li, Satoshi Goto, and Takeshi Ikenaga, “An Efficient Deblocking Filter Architecture with 2-Dimensional Parallel Memory for H.264/AVC,” Asia and South Pacific Design Automation Conference, 2005, vol.1, pp. 623-626 Vol. 1, 18-21 Jan. 2005.
[11] Shih-Chien Chang, Wen-Hsiao Peng, Shih-Hao Wang and Tihao Chiang, “A Platform Based Bus-interleaved Architecture for De-blocking Filter in H.264/MPEG-4 AVC,” IEEE Transactions on Consumer Electronics, vol.51, no.1, pp. 249-255, Feb. 2005.
[12] Chung-Ming Chen and Chung-Ho Chen, “An Efficient VLSI Architecture for Edge Filtering in H.264/AVC,” International Conference on Circuits, Signals, and Systems, pp.118-122, Los Angels, Oct. 2005.
[13] Chung-Ming Chen and Chung-Ho Chen, “An Efficient Architecture for Deblocking Filter in H.264/AVC Video Coding,” International Conference on Computer Graphics and Imaging, pp.177-181, Hawaii, Oct. 2005.
[14] Chung-Ming Chen and Chung-Ho Chen, “Parallel Processing for Deblocking Filter in H.264/AVC,” International Conference on, Communications, Internet, and Information Technology, pp.188-191, Cambridge USA, Oct 2005.
[15] Chung-Ming Chen and Chung-Ho Chen, “A Memory Efficient Architecture for Deblocking Filter in H.264 Using Vertical Processing Order,” Proceedings of 2005 International Conference on Intelligent Sensors, Sensor Networks and Information Processing Conference, pp. 361-366, 5-8 Dec. 2005.
[16] Chao-Chung Cheng, Tian-Sheuan Chang, Member and Kun-Bin Lee, “An In-Place Architecture for the Deblocking Filter in H.264/AVC,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol.53, no.7, pp. 530-534, July 2006.
[17] Shen-Yu Shih, Cheng-Ru Chang and Youn-Long Lin, “A Near Optimal Deblocking Filter for H.264 Advanced Video Coding,” Asia and South Pacific Conference on Design Automatio, pp.6 pp.-, 24-27 Jan. 2006.
[18] Gaurav Khurana, Ashraf A. Kassim, Tien Ping Chua and Michael Bi Mi, “A Pipelined Hardware Implementation of In-loop Deblocking Filter in H.264/AVC,” IEEE Transactions on Consumer Electronics, vol.52, no.2, pp. 536-540, May 2006.
[19] Heng-Yao Lin; Jwu-Jin Yang; Bin-Da Liu; Jar-Ferr Yang, "Efficient Deblocking Filter Architecture for H.264 Video Coders," Proceedings of 2006 IEEE International Symposium on Circuits and System, pp.2617-2620, May 2006.
[20] Kyeong-Yuk Min and Jong-Wha Chong, “A Memory and Performance Optimized Architecture of Deblocking Filter in H.264/AVC,” International Conference on Multimedia and Ubiquitous Engineering, pp.220-225, 26-28 April 2007.
[21] Chung-Ming Chen and Chung-Ho Chen, “An Efficient Pipeline Architecture for Deblocking Filter in H.264/AVC,” IEICE Transactions on Information and Systems, vol.E90-D, no.1, pp.99-107, Jan. 2007.