本論文提出一個可應用於鋰離子電池供電裝置且具備高速暫態響應能力之無外接電容式低壓降電壓調節器。所提出的無外接電容式低壓降電壓調節器以台灣積體電路公司0.18-µm一層多晶矽六層金屬導線互補式金屬氧化物半導體製程實現，而無外接電容式低壓降電壓調節器所占的晶片有效面積為0.054 mm2。
所提出的無外接電容式低壓降電壓調節器可以在電源供應2.7至4.2 V的輸入電壓下，提供2.5 V的穩定輸出電壓。此外，所提出的無外接電容式低壓降電壓調節器即使在輸出負載電容高達100 pF的情況下，也能在0至100 mA的負載範圍內保持穩定輸出。藉由所提出的暫態響應增強技術的應用，使無外接電容式低壓降電壓調節器在只消耗7.2 μA的靜態電流下仍可達到高速暫態響應，並且具有高達99.92 %的最大電流效率。另一方面，所提出的無外接電容式低壓降電壓調節器在負載調節率、電壓調節率以及電源拒斥比等性能參數上也具有良好的表現。最後，與過去發表的文獻相比，所提出的無外接電容式低壓降電壓調節器更具有最佳的暫態響應特性與最小的晶片有效面積。

This thesis presents a fast transient capacitor-less low dropout (CL-LDO) voltage regulator for Li-ion battery-powered devices. It has been implemented in TSMC 0.18-µm 1P6M CMOS technology and the active area of the proposed CL-LDO is 0.054 mm2.
The proposed CL-LDO provides a regulated output voltage at 2.5 V while the power supply provides an input voltage ranging from 2.7 to 4.2 V. In addition, the proposed CL-LDO can remain stable under full load range from 0 to 100 mA even though the output loading is as high as 100 pF. With the application of the proposed transient-enhanced techniques, the proposed CL-LDO achieves fast transient response with quiescent current of 7.2 µA at no load condition, and the maximum current efficiency is 99.92 % at full load condition. Besides, the proposed CL-LDO also achieves good performance parameters in load regulation, line regulation and PSR. Finally, compared with previously published works, the proposed CL-LDO achieves the best transient figure-of-merit (FOM) and the smallest active area among the published works.

[1] B. S. Lee, “Understanding the terms and definitions of LDO voltage regulators,” Application Report, Texas Instruments Inc., Oct. 1999.
[2] G. A. Rincon-Mora, “Current efficient, low voltage, low dropout regulators,” Ph.D dissertation, Elect. Eng., Georgia Institute of Technology, Atlanta, GA, Nov. 1996.
[3] M. El-Nozahi, A. Amer, J. Torres, K. Entesari, and E. Sánchez-Sinencio, “High PSR low drop-out regulator with feed-forward ripple cancellation technique,” IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 565–577, Feb. 2009.
[4] E. Rogers, “Stability analysis of low-dropout linear regulators with a PMOS pass element,” Application Report, Texas Instruments Inc., Aug. 1999.
[5] B. M. King, “Understanding the load-transient response of LDOs,” Application Report, Texas Instruments Inc., Nov. 2000.
[6] G. A. Rincon-Mora and P. E. Allen, “A low-voltage, low quiescent current, low drop-out regulator,” IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 36–44, Jan. 1998.
[7] G. A. Rincon-Mora and P. E. Allen, “Optimized frequency-shaping circuit topologies for LDOs,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 6, pp. 703–708, June 1998.
[8] K. N. Leung and P. K. T. Mok, “A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation,” IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1691–1702, Oct. 2003.
[9] S. K. Lau, P. K. T. Mok, and K. N. Leung, “A low-dropout regulator for SoC with Q-reduction,” IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 658–664, Mar. 2007.
[10] W. J. Huang and S. I. Liu, “Capacitor-free low dropout regulators using nested Miller compensation with active resistor and 1-bit programmable capacitor array,” IET Circuits Devices & Syst., vol. 2, no. 3, pp. 306–316, June 2008.
[11] R. J. Milliken, J. Silva, and E. Sánchez-Sinencio, “Full on chip CMOS low-dropout voltage regulator,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 9, pp. 1879–1890, Sept. 2007.
[12] T. Y. Man and P. K. T. Mok, “A high slew-rate push-pull output amplifier for low-quiescent current low-dropout regulators with transient response improvement,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 9, pp. 755–759, Sept. 2007.
[13] C. Zhan and W. H. Ki, “Output-capacitor-free adaptively biased low-dropout regulator for system-on-chips,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 5, pp. 1017–1028, May 2010.
[14] C. Zhen and D. Ma, “Design of monolithic CMOS LDO regulator with D2 coupling and adaptive transmission control for adaptive wireless powered bio-implants,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 10, pp. 2377–2387, Oct. 2011.
[15] G. Blakiewicz, “Output-capacitorless low-dropout regulator using a cascoded flipped voltage follower,” IET Circuits Devices & Syst., vol. 5, no. 5, pp. 418–423, Sept. 2011.
[16] J. J. Chen, F. C. Yang, C. M. Kung, B. P. Lai, and Y. S. Hwang, “A capacitor-free fast-transient-response LDO with dual-loop controlled paths,” in Proc. IEEE Asian Solid-State Circuit Conf., Nov. 2007, pp. 364–367.
[17] P. S. Rao and K. S. R. Krishnaprasad, “A robust low-voltage on-chip LDO voltage regulator in 180 nm,” VLSI Des., vol. 2008, 7 pages, 2008. doi: 10.1155/2008/259281.
[18] L. G. Shen, Z. S. Yan, X. Zhang, and Y. F. Zhao, “A capacitor-less low dropout regulator for SoC with bi-directional asymmetric buffer,” in Proc. IEEE Int. Symp. Circuits and Systems, May 2008, pp. 2677–2680.
[19] E. N. Y. Ho and P. K. T. Mok, “A capacitor-less CMOS active feedback low-dropout regulator with slew rate enhancement for portable on-chip application,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 2, pp. 80–84, Feb. 2010.
[20] Z. Qianneng, W. Yongsheng, and L. Fengchang, “A capacitor-free CMOS LDO Regulator with AC-boosting and active-feedback frequency compensation,” J. Semicond., vol. 30, no. 4, pp. 1879–1890, Apr. 2009.
[21] C. Zhan and W.-H. Ki, “An output-capacitor-free adaptively biased low dropout regulator with subthreshold undershoot-reduction for SoC,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 5, pp. 1119–1131, May 2012.
[22] V. Ivanov, “Design methodology and circuit techniques for any-load stable LDOs with instant load regulation and low noise,” Advanced Analog Circuit Design. New York: Springer, 2008.
[23] P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar, “Area-efficient linear regulator with ultra-fast load regulation,” IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 933–940, Apr. 2005.
[24] T. Y. Man, K. N. Leung, C. Y. Leung, P. K. T. Mok, and M. Chan, “Development of single-transistor-control LDO based on flipped voltage follower for SoC,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 5, pp. 1392–1401, June 2008.
[25] P. Y. Or and K. N. Leung, “An output-capacitorless low-dropout regulator with direct voltage-spike detection,” IEEE J. Solid-State Circuits, vol. 45, no. 2, pp. 458–466, Feb. 2010.
[26] J. Guo and K. N. Leung, “A 6-μW chip-area-efficient output-capacitorless LDO in 90-nm CMOS technology,” IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1896–1905, Sept. 2010.
[27] V. Gupta and G. A. Rincon-Mora, “A 5mA 0.6μm CMOS Miller-compensated LDO regulator with -27dB worst-case power-supply rejection using 60pF of on-chip capacitance,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2007, pp. 520–521.
[28] H. C. Yang, M. S. Huang, and K. H. Chen, “High-PSR-bandwidth capacitor-free LDO regulator with 50μA minimized load current requirement for achieving high efficiency at light loads,” WSEAS Trans. Circuits Syst., vol. 7, no. 5, pp. 428–437, May 2008.
[29] W. Xu, G. Wang, J. Jiang, X. Qi, and F. Zhang, “A high-PSR transient enhanced output-capacitor less CMOS low-dropout regulator for SoC applications,” Int. J. Electron., vol. 98, no. 10, pp. 1319–1332, Oct. 2011.
[30] K. Tham and K. Nagaraj, “A low supply voltage high PSRR voltage reference in CMOS process,” IEEE J. Solid-State Circuits, vol. 30, no. 5, pp. 586–590, May 1995.
[31] Y. P. Tsividis, “Accurate analysis of temperature effects in IC-VBE characteristics with application to bandgap reference sources,” IEEE J. Solid-State Circuits, vol. 15, no. 6, pp. 1076–1084, Dec. 1980.
[32] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 2001.
[33] W. Li, R. Yao and L. Guo, “A low power CMOS bandgap voltage reference with enhanced power supply rejection,” in Proc. IEEE 8th Int. Conf. on ASIC, Dec. 2009, pp. 300–304.
[34] G. Palumbo and S. Pennisi, “Design methodology and advances in nested-miller compensation,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 49, no. 7, pp. 893–903, July 2002.
[35] K. N. Leung and P. Mok, “Analysis of multistage amplifier-frequency compensation,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, no. 9, pp. 1041–1056, Sept. 2001.
[36] A. Maity and A. Patra, “Dynamic slew enhancement technique for improving transient response in an adaptively biased low drop-out regulator,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 62, no. 7, pp. 626–630, July 2015.
[37] S. K. Hoon, S. Chen, F. Maloberti, J. Chen, and B. Aravind. “A low noise, high power supply rejection low dropout regulator for wireless system-on-chip applications,” in Proc. IEEE Custom Integrated Circuits Conf., Sept. 2005, pp. 759–762.
[38] S. K. Hoon, J. Chen, F. Maloberti, “An improved bandgap reference with high power supply rejection,” in Proc. IEEE Int. Symp. Circuits and Systems, May 2002, pp. 833–837.
[39] X. Ming, Q. Li, Z.-k. Zhou, and B. Zhang, “An ultrafast adaptively biased capacitorless LDO with dynamic charging control,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 1, pp. 40–44, Jan. 2012.
[40] Y.-i. Kim and S.-S Lee, “A capacitorless LDO regulator with fast feedback technique and low-quiescent current error amplifier,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 6, pp. 326–330, June 2013.
[41] C.-J. Park, M. Onabajo, and J. Silva-Martinez, “External capacitor-less low drop-out regulator with 25 dB superior power supply rejection in the 0.4–4 MHz range,” IEEE J. Solid-State Circuits, vol. 49, no. 2, pp. 486–501, Feb. 2014.
[42] S.-W. Hong and G.-H. Cho, “High-gain wide-bandwidth capacitor-less low-dropout regulator (LDO) for mobile applications utilizing frequency response of multiple feedback loops,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 63, no. 1, pp. 46–57, Jan. 2016.
[43] J. Torres, M. El-Nozahi, A. Amer, S. Gopalraju, R. Abdullah, K. Entesari, and E. Sanchez-Sinencio. “Low drop-out voltage regulators: capacitor-less architecture comparison”, IEEE Circuits Syst. Mag., vol. 14, no. 2, pp. 6–26, May 2014.
[44] T. C. Carusone, D. A. Johns, and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997, pp. 117–328.
[45] B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001, pp. 100–400.