簡易檢索 / 詳目顯示

研究生: 黃盈嘉
Huang, Ying-Jia
論文名稱: 基於AMDF演算法之折疊架構新型音源定位晶片設計
A New Chip Design of Auditory Source Localization Based on AMDF Algorithm with Folding Architecture
指導教授: 王駿發
Wang, Jhing-Fa
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年: 2011
畢業學年度: 99
語文別: 英文
論文頁數: 64
中文關鍵詞: 音源定位平均差值函式時間差計算摺疊技術
外文關鍵詞: auditory source location, average magnitude difference function, time delay of arrival, folded architecture
相關次數: 點閱:175下載:3
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 音源定位是藉由麥克風對接收到聲音訊號,確認聲源空間座標的過程,其原理是估測音源傳遞到麥克風之時間差,經過角度轉換,藉以判斷音源方位。為了能使音源定位系統達到低成本、低運算複雜度、高辨識率與少硬體面積的目的,本論文著重在時域訊號處理,基於AMDF估算訊號之時間差以建立「音源定位系統」,並於實作於IC。
    本論文提出折疊結構和循環緩衝區兩種硬體架構,減少控制訊號與節省硬體面積,其中有聲段偵測電路、AMDF電路、系統控制單元皆已最佳化設計完成,本系統採用I2S協定提供不同種類ADC使用之彈性,外部動態的threshold設定可使系統適用於各種背景環境,系統輸出兩麥克風時間差之資訊,可依使用環境調整麥克風距離,便於後端接續應用。
    實驗結果證明,與其他文獻比較,本論文所提出的創新架構在面積、功率消耗有明顯的改善。音源定位系統的準確率可以達到 90% 角度誤差介於± 3°。此系統透過台積電0.18-μm CMOS製成實作於晶片上,晶片的功率消耗約1.3 mW,晶片面積為0.998 mm2。

    For auditory source localization (ASL) system, this paper presents an integrated circuit (IC) for auditory source localization and bearing estimation. Auditory localization (or direction of arrival (DOA) estimation) aims to identify the coordinates of an unknown auditory source by using a microphone array. The auditory signal processing inherently requires high calculation power and large dataset size. Therefore, there still remain several difficulties for chip design such as computational complexity, economic cost, and reusability. In this study, we choose simplicity and practicality over accuracy.
    To handle the ever increasing design complexity of hardware, we present a new chip design, which is primarily based on the average magnitude difference function (AMDF), for reducing the hardware area and power consumption. Meanwhile, to reduce unnecessary resource computation, two novel hardware architectures, the folded architecture for short critical paths, and the circular buffer for simply data access control are also proposed. Through the folded architecture, the chip area and the critical path can be reduced simultaneously, which makes the system operating clock to be speedup by 16 times.
    The circular buffer mechanism is designed to achieve low complexity and high performance according to characteristics of analog digital converter (ADC) data accessing. In addition, complexity of memory control unit can be also simplified with this circular buffer. For the system to be used in different sound environments, an adjustable threshold setting mechanism is design. The 5-bit threshold value can be set to detect the voiced signal, when input signals are higher than the short term threshold.
    The experimental results show that our proposed design can successfully enhance the operating frequency and reach higher performance than previous work [17], [18], [19], [20]. The ASL system has significantly improved in the area of innovative architecture, performance and power consumption. Furthermore, the accuracy rate of our system can achieve 90% with ±3° errors on average. The whole ASL system is designed with TSMC 0.18-μm CMOS process. The finally chip utilizes approximately 1.3 mW of power and 0.998 mm2 of silicon area.

    Chapter 1 Introduction 1 1.1 Background and Motivation 1 1.2 Related Works 3 1.3 Objectives of the Thesis 4 1.4 Organization of the Thesis 5 Chapter 2 Auditory Source Localization Basics 6 2.1 Principle of Hyperbolic Auditory Localization 7 2.2 Time Difference of Arrival (TDOA) 9 2.3 Average Magnitude Difference Function (AMDF) 11 2.4 Auditory Source Localization System Overview 14 Chapter 3 Chip Design and Implementation 15 3.1 System Flow Chat and System Architecture 15 3.2 ADC and I2S 17 3.3 Voiced Activity Detection (VAD) 19 3.4 SRAM and Circular Buffer Mechanism 21 3.4.1 SRAM 21 3.4.2 Circular Buffer 23 3.5 Subtraction Absolute Accumulation (SAA) and Folding 24 3.6 Circuit Diagram of Control Unit and Data Capture 27 3.7 ASIC Cell-Based Design Flow 28 3.8 Design for Testability 30 3.8.1 Scan Chain 30 3.8.2 Memory BIST 31 Chapter 4 Simulation and Verification Results 34 4.1 FPGA Simulation and Results 34 4.1.1 FPGA Experimental Setup 34 4.1.2 Hardware Development Environment 35 4.2 Chip Simulated Results 37 4.2.1 Pre-Simulated Results 38 4.2.2 Gate Level Post-Simulated Results 39 4.2.3 Transistor Level Post-Simulation Results (PVS) 40 4.3 Chip Layout and Timing Verification 43 4.3.1 Layout 43 4.3.2 Layout Verification 44 4.3.3 I/O Pin and Specification Table 45 Chapter 5 Chip Measurement 47 5.1 CIC Agilent 93K SoC Test System 47 5.1.1 ASCII Interface 48 5.1.2 Design a Device Under Test (DUT) Board 51 5.1.3 Testing Timing Diagram 52 5.2 Test Board and Prototype Chip 53 Chapter 6 Conclusion and Future Work 54 6.1 Performance Compared with Related Work 54 6.2 Conclusion 55 References 56 Appendix 58 A. Tapeout Review Form (for Cell-Based IC) 58 B. Layout and Pin Mapping 62 C. Bonding and Pin Mapping 63 D. Chip and Pin Mapping 64

    [1] C. Knapp and G. Carter, “The generalized correlation method for estimation of time delay,” IEEE Trans.Acoustics, Speech and Signal Processing, vol. 24, pp. 320–327, 1976.
    [2] M. J. Ross, H. L. Shaffer, A. Cohen, R. Freudberg, and H. J. Manley, “Average magnitude difference function pitch extractor,” IEEE Trans. Acoustics, Speech and Signal Processing, vol. 22, pp. 353–362, 1974.
    [3] A. Fertner and A. Sjolund, “Comparison of various time delay estimation methods by computer simulation,” IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol.34, pp.1329-1330, October 1986.
    [4] J. Chen, J. Benesty, and Y. Huang, “Performance of GCC- and AMDF-based time delay estimation in practical reverberant environments,” Journal on Applied Signal Processing, pp. 25-36, 2005.
    [5] Ralph 0 .Schmidt, “Multiple emitter location and signal parameter estimation,” IEEE Transactions on Antennas and Propagation, Vol.34, pp. 276-280, 1986.
    [6] Richard Roy, Thomas Kailath, ESPRIT, “ESPRIT-Estimation of Signal Parameters Via Rotational Invariance Techniques,” IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol.37, pp.984-995, 1989.
    [7] N. Sakamoto, W. Kobayashi, T. Onoye, and I. Shirakawa, “DSP implementation of low computational 3D sound localization algorithm,” IEEE Works. Signal Processing Systems, pp. 109–116, 2001.
    [8] S. Yeom, J. Choi, Y. Lim, M. Park, and M. Kim, “DSP implementation of sound source localization with gain control,” International Conf. Control, Automation and Systems, pp. 224–229, 2007.
    [9] B.-G. Lee, H.-D. Kim, J.-S. Choi, S. Kim, and N. I. Cho, “DSP integration of sound source localization and multi-channel wiener filterk,” IEEE Conf. Robotics and Automation, pp. 4830-4835, 2010.
    [10] M.S. Brandstein and H.F. Silverman, “A robust method for speech signal time-delay estimation in reverberant rooms,” IEEE International Conference on Acoustics, Speech, and Signal Processing, Vol.1, pp.375-378, April 1997.
    [11] K. Nakadai, H. G. Okuno, and H. Kitano, ”Real-time sound source localization and separation for robot audition,” IEEE International Conference on Spoken Language, pp.193-196, 2002.
    [12] H. Kim, J. Choi, M. Kim, and C. Lee, “Reliable detection of sound’s direction for human robot interaction,” International Conf. Intelligent Robots, and Systems, vol. 3, pp. 2411–2416, 2004.
    [13] P. Aarabi, “Robust sound localization using the formant phase transform,” in Proc. 5th IEEEWorkshop Nonlinear Signals Inf. Process., Jun. 2001.
    [14] K. Kanagisawa, A. Ohya and S. Yuta, “An operator interface for an autonomous mobile robot using whistle sound and a source direction detection system,” IEEE International Conference on Industrial Electronics, Control, and Instrumentation, Vol.2, pp.1118-1123, November 1995.
    [15] Nguyen, D., Aarabi, P. and Sheikholeslami, A., “Real-time sound localization using field-programmable gate arrays“, IEEE Acoustics, Speech, and Signal Processing, Vol. 2, pp 6-10, 2003.
    [16] S. Jin, D. Kim, H.S. Kim, C.H. Lee, J.S. Choi, and J.W. Jeon, “Real-time sound source localization system based on FPGA,” IEEE Conf. Industrial Informatics, pp. 673–677, 2008.
    [17] D. Halupka, N. J. Mathai, P. Aarabi and A. Sheikholeslami, "Robust Sound Localization in 0.18μm CMOS," IEEE Trans. on signal processing, Vol. 53, No. 6, June 2005.
    [18] M. Stanac´evic´ and G. Cauwenberghs, “Micropower Gradient Flow Acoustic Localizer,” IEEE Trans. on Circuits and Systems—I: REGULAR PAPERS, Vol. 52, No. 10, Oct. 2005.
    [19] P. Julian, A. G. Andreou, and D. H. Goldberg, “A Low-Power Correlation-Derivative CMOS VLSI Circuit for Bearing Estimation,” IEEE Trans. on VLSI Systems, Vol. 14, No. 2, Feb. 2006.
    [20] S.-C. Lee, B.-W. Chen, J.-F. Wang, Karunanithi Bharanitharan, and Chi-Yuan Chen, “Far Field-Aware SOC Design for Sound Source Location Based on 0.18μm CMOS Process,” 2th Inter. Symp. on Aware Computing (ISAC), Nov. 2010.
    [21] A. Gore, A. Fazel, and S. Chakrabartty, “Far-Field acoustic source localization and bearing estimation using ΣΔlearners,” IEEE Trans. Circuits and Systems, vol. 57, no. 4, pp. 783-792, 2010.

    下載圖示 校內:2013-08-26公開
    校外:2016-08-26公開
    QR CODE