| 研究生: |
高國禎 Kao, Kuo-Chen |
|---|---|
| 論文名稱: |
半全域方塊比對演算法架構及FPGA實現 Semi-Global Block Matching:Architecture and FPGA-Implement |
| 指導教授: |
雷曉方
Lei, Sheau-Fang |
| 學位類別: |
碩士 Master |
| 系所名稱: |
電機資訊學院 - 電機工程學系 Department of Electrical Engineering |
| 論文出版年: | 2012 |
| 畢業學年度: | 100 |
| 語文別: | 中文 |
| 論文頁數: | 79 |
| 中文關鍵詞: | 立體視覺深度計算演算法 、半全域方塊比對演算法 、systolic-array |
| 外文關鍵詞: | stereo matching disparity estimations, semi-global blocking matching (SGBM), systolic-array |
| 相關次數: | 點閱:124 下載:2 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
立體視覺深度計算演算法,藉由特徵點比對獲取物體深度資訊,隨著演算法不同決定了絕大部分深度計算的準確性。本論文選擇了以常見的半全域比對演算法,結合方塊BT法的匹配成本計算來進行硬體實現,本論文中稱為半全域方塊比對演算法。在半全域比對演算法實現採取了以systolic-array為基礎,進行平行化設計來達成硬體加速的目的。在實現方塊匹配成本時,為了配合以systolic-array為基礎設計之半全域比對演算法且能有效降低記憶體存取次數,本論文提出有效重複輸入資料使用方式的FIFO Buffer,使得在一次像素運算中僅需讀取記憶體1次大幅提升運算速度。
採取平行化及重複使用輸入資料的方式,使得半全域方塊比對演算法硬體可以快速獲得深度結果。在本論文中,使用了Xilinx Virtex-5系列的FPGA做實現,硬體合成後時脈最高可達86.845 MHz。一秒鐘可計算出56張深度圖,以搜尋距離大小為64計算一張 像素大小的影像。
Stereo matching disparity estimations rely on matching costs for computing the correlation of two images. Stereo algorithms determine the most accuracy of the depth calculation. This paper is performed using semi-global matching (SGM) and blocking sampling-insensitive calculation of Birchfield and Tomasi (BT) to implementations. The algorithm is called semi-global blocking matching (SGBM) in this paper. Implementation of the SGM is a systolic-array-based, and highly parallel hardware algorithm for speeding up. In the implementation of blocking matching cost with systolic-array-based design semi-global blocking matching (SGBM) and can effectively reduce the memory access. This paper proposes A FIFO Buffer which effectively reuses input data. This technique makes per pixel operation read memory once, and then the computing speed is enhanced significantly.
Using parallel hardware and reusing input data make the semi-global block matching algorithm can quickly obtain disparity map. In this paper, an FPGA implement on Xilinx Vertex 5. The clock rate can achieve 86.845 MHz. The SGBM hardware can generate 56 fps disparity maps of image ( pixel) with the 64 search range.
[1] J.Weng, N.Ahuja, T.S.Huang”Matching two perspective views,” IEEE Transactions on Pattern Analysis and Machine Intelligence, Vol. 14, NO.8, August 1992
[2] Cochran S. D. and Medioni G., ”3D Surface Description from Binocular Stereo, IEEE Trans on Pattern Analysis and Machine Intelligence, vol.14(10) 981-994.,1992
[3] J. P. Lewis, “Fast Normalized Cross-Correlation,” Industrial Light & Magic, 1995.
[4] S. Birchfield, C. Tomasi. A pixel dissimilarity measure that is insensitive to image sampling. TPAMI, 20(4):401–406, 1998.
[5] S. Birchfield, C. Tomasi,“Depth discontinuities by pixel-to-pixel stereo,” Computer Vision, 1998. Sixth International Conference on., pp.1073- 1080 , Jan 1998.
[6] P. Felzenszwalb, D. Huttenlocher, “Efficient belief propagation for early vision,” IEEE Computer Society Conference on Computer Vision and Pattern 68 Recognition, Vol. 1, pp. 261-268, Jun. 2004.
[7] H. Hirschmuller, “Accurate and efficient stereo processing by semi-global matching and mutual information,” Computer Vision and Pattern Recognition, 2005. CVPR 2005. IEEE Computer Society Conference on ., vol. 2, pp.807- 814 , June 2005.
[8] C. Banz, S. Hesselbarth, H. Flatt, H. Blume, P. Pirsch, "Real-time stereo vision system using semi-global matching disparity estimation: Architecture and FPGA-implementation," Embedded Computer Systems (SAMOS), 2010 International Conference on , pp.93 – 101, July. 2010.
[9] http://vision.middlebury.edu/stereo/data/
[10] D. Scharstein and R. Szeliski. High-accuracy stereo depth maps using structured light. In IEEE Conference for Computer Vision and Pattern Recognition, volume 1, pages 195.
[11] D. Scharstein and R. Szeliski. A taxonomy and evaluation of dense two-frame stereo correspondence algorithms. International Journal of Computer Vision, 47(1/2/3):7.42, April-June 2002.
[12] S. Jin, J. Cho, X. D. Pham, K. M. Lee, S.-K. Park, M. Kim, and J. W.Jeon, “FPGA Design and Implementation of a Real-Time Stereo VisionSystem,” Circuits and Systems for Video Technology, IEEE Transactions
on, vol. 20, no. 1, pp. 15 –26, 2010.
校內:2017-08-30公開