| 研究生: |
羅振斌 Luo, Zhen-Bin |
|---|---|
| 論文名稱: |
運用鎖相迴路技術實現無線心電圖之研製 The Implementation of Wireless ECG Chip by Using PLL technique |
| 指導教授: |
羅錦興
Luo, Ching-Hsing |
| 學位類別: |
碩士 Master |
| 系所名稱: |
電機資訊學院 - 電機工程學系 Department of Electrical Engineering |
| 論文出版年: | 2004 |
| 畢業學年度: | 92 |
| 語文別: | 中文 |
| 論文頁數: | 78 |
| 中文關鍵詞: | 振幅調變 、鎖相迴路 、心電圖 |
| 外文關鍵詞: | PLL, ECG, AM |
| 相關次數: | 點閱:65 下載:3 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
隨著生理遙測技術的進步,病人可以在日常生活不受干擾之下,讓醫護或是研究人員隨時監控並記錄活動中的生理參數。而這些生理遙測系統一般是利用紅外線或是無線電的方式來傳送這生理參數。本論文使用類比通訊技術來傳遞生醫訊息,並使用鎖相迴路技術,可使載波穩定於所要的頻率,可使接收機解調更為準確以提昇系統之穩定性。
我們所設計的系統規格:調變方式:振幅調變;壓控震盪器頻率:10MHz ~ 110MHz;生醫訊號振幅微小:1~10mV。最後使用台積電0.35mm製程去實現生醫遙測傳輸晶片。若是整個傳輸、接收可以實現,相信對人類的健康是有一定的貢獻。
With the progress of biotelemetry technique, the doctors and nurses or the researcher, can continuously monitor and record the physiological parameters in the activities of the patients who are not interfered in their daily life. The physiological parameters are always transmitted by using the infrared LED or RF in the biotelemetry system. In this paper, we transmit the records by using analog communication technique. In order to increase the system stability, we make the demodulator in receiver more precise by using phase looked loop technique to fix the carrier at some frequency.
The specifications of our designed system are:1.Modulation method: Amplitude Modulation, 2.Operation frequency:10MHz ~ 110MHz ,depending on input reference frequency, 3.Biosignal amplitude:1~10 mV. At last, we design the biotelemetry system chip by using TSMC 0.35mm. If the transmitter and receiver can be realized successfully, the system must provide lots of contribution to people health.
[1] Behzad Razavi, Design of Analog CMOS Integrated Circuits, ISBN:0071188398, Mcgraw-Hill, 2001.
[2] Behzad Razavi, “RF Microelectronics”, ISBN 0138875715, Published by Prentice Hall PTR.
[3] De Langen, K.-J.; Huijsing, J.H, “Compact low-voltage power-efficient operational amplifier cells for VLSI”, IEEE J. Solid-State Circuits, Volume: 33 , Issue: 10 , Oct. 1998 Pages:1482 – 1496.
[4] Dean Banerjee, “PLL Performance, Simulation, and Design”, ISBN: 0970820712.
[5] Gardner, F, “Charge-Pump Phase-Lock Loops”, IEEE Transactions on Communications, Volume: 28, Issue: 11, Nov 1980 Pages: 1849 – 1858.
[6] Herzel, F.; Razavi, B., “ A study of oscillator jitter due to supply and substrate noise”, IEEE Transaction on Circuits and Systems II: Analog and Digital Signal Processing, Volume: 46, Issue: 1, Jan. 1999 Pages: 56 – 62.
[7] Hogervorst, R.; Tero, J.P.; Eschauzier, R.G.H.; Huijsing, J.H., “A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries”, IEEE J. Solid-State Circuits, Volume: 29, Issue: 12, Dec. 1994 Pages: 1505 – 1513.
[8] John P. Hayes, “Introduction to Digital Logic Design”, ISBN: 0201154617, Publisher: Addison Wesley.
[9] June-Ming Hsu; Guang-Kaai Dehng; Ching-Yuan Yang; Chu-Yuan Yang; Shen-Iuan Liu, “Low-voltage CMOS frequency synthesizer for ERMES pager application”, IEEE Transaction on Circuits and Systems II: Analog and Digital Signal Processing, Volume: 48, Issue: 9, Sept. 2001 Pages: 826 – 834.
[10] Keen, William O., “An analysis and performance Evaluation of a Passive Filter Design Technique for Charge Pump Phase looked Loop Application Note 1001”, National Semiconductor.
[11] Larsson, P., “A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability”, IEEE J. Solid-State Circuits, Volume: 34, Issue: 12, Dec. 1999 Pages: 1951 – 1960.
[12] Maneatis, J.G., “Low-jitter process-independent DLL and PLL based on self-biased techniques”, IEEE J. Solid-State Circuits, Volume: 31, Issue: 11, Nov. 1996 Pages: 1723 – 1732.
[13] P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th edition, ISBN: 0471321680, Publisher: Wiley.
[14] Sergio Franco, Design with Operational Amplifiers and Analog Integrated Circuits, 2ndedition, ISBN:0071121730, McGraw-Hill.
[15] Simon Haykin, Communication Systems, 4th edition, ISBN: 0471178691, Publisher: John Wiley and Sons.
[16] Sungjoon Kim; Kyeongho Lee; Yongsam Moon; Deog-Kyoon Jeong; Yunho Choi; Hyung Kyu Lim, “A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL”, IEEE J. Solid-State Circuits, Volume: 32, Issue: 5, May 1997 Pages: 691 – 700.
[17] 杜厚成,心臟循環生理學,合記圖書出版社,民國74年.
[18] 徐貞明,微波生醫遙測晶片之研製,國立成功大學電機工程研究所碩士論文,民國92年.
[19] 高謙次醫師,心電圖速成,南山堂出版社,民國74年.
[20] 蘇仁昌,輕便型無線心電圖的研製,國立成功大學電機工程研究所碩士論文,民國91年.