簡易檢索 / 詳目顯示

回結果列表
研究生： 鄭淵隆
Cheng, Yuan-Long
論文名稱： 高產出管線式H.264內文適應性二位元算數解碼器
A High Throughput Pipelined H.264 Context-Based Adaptive Binary Arithmetic Decoder
指導教授： 李國君
Lee, Gwo Giun
學位類別： 碩士
Master
系所名稱： 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年： 2009
畢業學年度： 97
語文別： 英文
論文頁數： 88
中文關鍵詞： 平行 、資料預測 、管線 、內文適應性二位元算數編碼
外文關鍵詞： parallel, data prediction, pipeline, CABAC
相關次數： 點閱：73  下載：1 
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報

    • 本論文提出一個內文適應性二位元算數解碼器，該解碼器支援解碼以H.264/AVC壓縮並符合level 4.0(解析度為1920x1080，畫面更新率為每秒30張) 規範的影像。該設計使用台積電0.18微米製程實作，合成結果為5.2萬個邏輯閘並且能夠操作於162 MHz，產出為每秒153.9 Mbins。
    解得一個bin需要經過四個步驟︰利用前後文做條件機率、二元化算數解碼、反二元化以及機率更新。由於這些步驟彼此具有資料相依性，後面的步驟必須等到前面的步驟完成才能開始。除此之外，下一個bin必須等待前一個bin的結果才能開始解碼。
    根據對於CABAC演算法的複雜度分析，傳統的架構是將所有模組串接並且一個週期產出一個bin，該設計由於最長路徑過大而無法提供足夠的產出。在本論文中提出一個根據複雜度分析而設計的平衡兩級管線架構，在其中更以資料預測使某些運算能夠被平行執行。除此之外，記憶體經過縝密的組態，能夠在每個週期提供所有可能的機率模型並且不會佔用太大面積。

    In this thesis, an H.264/Advanced Video Coding (AVC) context-based adaptive binary arithmetic coding (CABAC) decoder capable of decoding video sequences specified at level 4.0 (1920x1080 and 30 frames per second (fps)) is proposed. This design is implemented using TSMC 0.18 μm technology with 52 k gate counts at 162 MHz, and the throughput is 153.9 Mbins/sec.
    The four steps to decode one bin are context modeling, binary arithmetic decoding, de-binarization, and probability model updating. Since there are some data dependencies between these steps, a later step cannot begin until previous steps are finished. Furthermore, a later iteration for decoding one bin cannot start until the previous iteration is finished.
    According to complexity analysis, a conventional architecture that concatenates all modules and decodes one bin per cycle has a long critical path and insufficient throughput. In this thesis, a well-balanced, two-stage pipelined CABAC decoder is proposed, and a data prediction mechanism is adopted to make some operations be performed in parallel. Furthermore, the memory configuration for storing context models is designed to supply all possible probability models without costly memory.

    Abstract v Table of Contents vi List of Tables viii List of Figures x Chapter 1 Introduction 1 1.1 Video coding concept 1 1.2 H.264/AVC video coding standard 1 1.3 Entropy coding in H.264 2 1.4 Organization of this thesis 3 Chapter 2 Entropy Coding Algorithms Overview 4 2.1 Information Theory 4 2.2 Huffman Coding 5 2.2.1 Huffman coding algorithm 5 2.2.2 Huffman coding example 6 2.2.3 Properties of Huffman coding 6 2.3 Arithmetic Coding 7 2.3.1 Arithmetic Encoding Process 8 2.3.2 Arithmetic Decoding Process 11 2.3.3 Properties of Arithmetic Coding 12 Chapter 3 CABAC in H.264/AVC Standard 15 3.1 Overview of Encoding Process 17 3.1.1 Syntax Element to Bin String Mapping 17 3.1.2 Context Modeling 18 3.1.3 Binary Arithmetic Encoding 18 3.1.4 Context model updating 19 3.2 Overview of Decoding Process 20 3.2.1 Context Modeling 20 3.2.2 Binary Arithmetic Decoding 20 3.2.3 Bin String to Syntax Element Mapping 22 3.2.4 Context Model Updating 22 3.3 Operations in Decoding Process 23 3.3.1 Context Modeling 25 3.3.2 Binary arithmetic decoding schemes 28 3.3.3 De-binarization 32 3.3.4 Context model updating 44 3.3.5 Syntax Element Identification 45 3.3.6 Operations of Decoding mvd 47 Chapter 4 Proposed Architecture 48 4.1 Specification 49 4.1.1 Application 49 4.1.2 Throughput requirement analysis 49 4.2 Design Space Exploration 52 4.2.1 One Stage Pipeline without Parallelization 52 4.2.2 One Stage Pipeline with Parallelization 53 4.2.3 Two Stage Pipeline with Parallelization 56 4.2.4 Three Stage Pipeline with Parallelization 59 4.2.5 Comparison of Different Architectures 62 4.3 Block Diagram and Data Flow 62 4.3.1 Block diagram 64 4.3.2 High level data flow 66 4.3.3 Proposed CABAC decoder architecture 67 4.3.4 Cycle Accurate Data Flow 69 4.4 Memory configuration 73 4.4.1 Internal context model memory configuration 73 4.4.2 External memory configuration 78 Chapter 5 Verification and Implementation Results 80 5.1 Verification Process 80 5.1.1 Individual Sub-Module Verification 81 5.1.2 Macro-Level Verification 83 5.2 Implementation Results and Comparison 83 Chapter 6 Conclusions and Future Work 85 6.1 Conclusions 85 6.2 Future Work 85

    [1] ITU T Recommendation H.264, “Advanced video coding for generic audiovisual services”, Draft, Mar. 2005.
    [2] T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra, “Overview of the H.264/AVC Video Coding Standard,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 560–576, Jul. 2003.
    [3] I. E. G. Richardson, H.264 and MPEG-4 Video Compression: Video Coding for Next-generation Multimedia, Sussex, England: John Wiley & Sons Ltd., Dec. 2003.
    [4] V. Bhaskaran and K. Konstantinides, Image and Video Compression Standards, Norwell, MA: Kluwer, 1997.
    [5] C. E. Shannon, “A mathematical theory of communications: Parts I and II,” Bell Syst. Tech. J., vol. 27, pp. 379–423, 1948.
    [6] D. Huffman “A method for the construction of minimum redundancy codes,” Proc. IRE, vol. 40, pp. 1098, 1952.
    [7] I. H. Witten, R. M. Neal, and J. G. Cleary, “Arithmetic coding for data compression,” Commun. ACM, vol. 30, pp. 520-540, Jun. 1987.
    [8] D. Marpe, H. Schwarz, and T. Wiegand, “Context-adaptive binary arithmetic coding in the H.264/AVC video compression standard,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, pp. 620-636, Jul. 2003.
    [9] D. Taubman and M. W. Marcellin, JPEG2000 Image Compression: Fundamentals, Standards and Practice, Boston, MA: Kluwer, 2002.
    [10] H.264/AVC reference software JM14, http://iphome.hhi.de/suehring/tml/.
    [11] Y. Yi and I. C. Park, “High-speed H.264/AVC CABAC decoding,” IEEE Trans. Circuits Syst. Video Technol., vol. 17, no.4, pp. 490-494, Apr. 2007.
    [12] J. W. Chen and Y. L. Lin, “A high-performance hardwired CABAC decoder,” in Proc. of Int. Conf. Acoustics, Speech and Signal Processing,., Honolulu, HI, Apr. 2007, vol.2, pp.II-37-II-40.
    [13] C. C. Lo, S. T. Tsai, and M. D. Shieh, “A reconfigurable architecture for entropy decoder and IDCT in H.264,” in Proc. of 19th Symp. VLSI Design/CAD, Kenting, Taiwan, Aug. 2008, pp. S2-4.
    [14] P. Zhang, W. Gao, D. Xie. D. Wu, "High-Performance CABAC Engine for H.264/AVC High Definition Real-Time Decoding," IEEE Trans. VLSI Syst., vol. 17, no.3, pp. 417-426, Mar 2009.
    [15] G. G. Lee, C. C. Lo, Y. C. Chen, S. F. Lei, H. Y. Lin and M. J. Wang, "Low complexity and high throughput VLSI architecture for AVC/H.264 CAVLC decoding," in Proc. of Int. Symp. Circuits and Syst., Taipei, Taiwan. May. 2009, pp. 1229-1232.
    [16] H. Chang, C. Lin, and J. Guo, “A novel low cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding”, in Proc. of Int. Symp. Circuits and Syst., Kobe, Japan. May. 2005, pp. 6110-6113.

    下載圖示 校內：2014-09-10公開
    校外：2014-09-10公開
    QR CODE