| 研究生: |
林欣承 Lin, Hsin-Cheng |
|---|---|
| 論文名稱: |
應用於H.264幅內預測之方向偵測演算法 A Fast Direction Detection Algorithm for H.264 Intra Prediction |
| 指導教授: |
賴源泰
Lai, Yen-Tai |
| 學位類別: |
碩士 Master |
| 系所名稱: |
電機資訊學院 - 電機工程學系 Department of Electrical Engineering |
| 論文出版年: | 2010 |
| 畢業學年度: | 98 |
| 語文別: | 英文 |
| 論文頁數: | 56 |
| 中文關鍵詞: | H.264/AVC 、幅內預測 、方向偵測 |
| 外文關鍵詞: | H.264/AVC, Intra Prediction, Direction Detection |
| 相關次數: | 點閱:93 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
H.264/AVC動態影像壓縮編碼標準,近年來,它在視訊多媒體扮演著相當重要的角色,原因是它能在相同的影像品質下,擁有比以往的編碼標準更佳的壓縮效率。
H.264/AVC能擁有這樣優異的壓縮效率不是沒有代價的,由於其編碼過程使用多幅參考畫面、可變區塊大小及1/4像素精確度的運動補償、畫面內相鄰區塊的幅內預測、以及使用內文適應性變動長度熵編碼或內文適應性二元算術熵編碼。上述方法能大幅降低編碼冗贅,但同時也增加大量的運算複雜度。
進一步探究H.264/AVC的幅內預測,它可細分出9種4×4亮度區塊預測模式、4種16×16亮度區塊預測模式以及4種8×8彩度區塊預測模式,並使用碼率-失真最佳化計算出與原始畫面最相近的預測模式,因此需要相當繁複的運算才能得到兼具品質及效率的編碼結果。
本論文將提出一種能快速偵測邊緣方向的演算法,預選出適當的幅內預測模式來降低編碼運算量,並透過參考軟體Joint Model驗證演算法,接著使用Verilog硬體描述語言實現其RTL之電路架構,係利用Synopsys®的Design Compiler與TSMC® 0.18μm製程作電路合成,最終得到可減少整體編碼70%運算量的幅內預測演算法以及運算速度高達202MHz的低複雜度硬體實現。
H.264/AVC, the video compression standard, plays an important role of the multimedia in recent years, because H.264 can achieve better coding efficiency than previous video coding standards with the same video quality.
To have such excellent compression efficiency, H.264 pays cost. The encode features can significantly reduce coding redundancy, but increase computational complexity by using motion compensation (including multiple reference frames, variable block size motion estimation and quarter-sample-accuracy motion vector), intra prediction and context-based adaptive entropy coding, such as CAVLC or CABAC.
Within H.264 intra prediction, there are nine 4×4 luminance prediction modes, four 16×16 luminance prediction modes, and four 8×8 chrominance prediction modes. And the mode decision chooses the best mode by using rate-distortion optimization (RDO). If the encode obtains both good quality and high efficiency, it requires large amounts of RDO calculations.
This thesis presents a mode selection approach to reduce computational time by using fast direction detection algorithm. We verify the proposed algorithm through the reference software Joint Model and implement the RTL code by Verilog hardware description language. We synthesize the digital circuit by using Design Compiler of Synopsys with the TSMC 0.18μm CMOS technology. Finally, the proposed intra prediction algorithm can reduce 70% computational time and the low complexity hardware can work up to 202MHz.
[1] G. Sullivan, P. Topiwala, and A, Luthra, “The H.264/AVC Advanced Video Coding Standard: Overviews and Introduction to the Fidelity Range Extensions,” Presented at the SPIE Conference on Applications of Digital Image Processing XXVII, August, 2004.
[2] ITU-T, “Video codec for audiovisual services at px64 kbits/s,” ITU-T Rec. H.261 v1: Nov. 1990, v2: Mar. 1993.
[3] ISO/IEC JTC 1, “Coding of moving pictures and associated audio for digital storage media at up to about 1.5Mbit/s – Part 2: Video,” ISO/IEC 11172 (MPEG-1), Nov. 1993.
[4] ITU-T and ISO/IEC JTC 1, “Generic coding of moving pictures and associated audio information – Part 2: Video,” ITU-T Rec. H.262 and ISO/IEC 13818-2 (MPEG-2), Nov. 1994.
[5] ITU-T, “Video coding for low bit rate communication,” ITU-T Rec. H.263; v1: Nov. 1995, v2: Jan. 1998, v3: Nov. 2000.
[6] ISO/IEC JTC 1, “Coding of audio-visual objects – Part 2: Visual,” ISO/IEC 14496-2 (MPEG-4 Part 2), Jan. 1999.
[7] Joint Video Team of ITU-T and ISO/IEC JTC 1, “Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC),” document JVT-G050r1, May 2003; technical corrigendum 1 documents JVT-K050r1 (non-integrated form) and JVT-K051r1 (integrated form), March 2004; and Fidelity Range Extensions documents JVT-L047 (non-integrated form) and JVT-L050 (integrated form), July 2004.
[8] G. Sullivan, “The AVC Video Coding Standard (ITU-T Rec. H.264 | ISO/IEC 14496-10),” Oct. 2007.
[9] I. E. G. Richardson, “H.264 and MPEG-4 Video Compression,” UK: John Wiley & Sons, 2003.
[10] V. Bhaskaran and K. Konstantinides, “Image and Video Compression Standards: Algorithms and Architectures,” Boston, MA: Kluwer Academic, 1997.
[11] G. Sullivan, and T. Wiegand, “Rate-Distortion Optimization for Video Compression,” IEEE Signal Processing Magazine, vol. 15, no. 6, pp. 74-90, Nov. 1998.
[12] T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra, “Overview of the H.264/ AVC video coding standard,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 560–576, Jul. 2003.
[13] F. Pan, X. Lin, S. Rahardja, K. P. Lim, Z. G. Li, D. Wu, and S. Wu, “Fast mode decision algorithm for intra-prediction in H.264/AVC video coding,” IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 7, pp. 813–822, Jul. 2005.
[14] J. C. Wang, J. F. Wang, J. F. Yang, and J. T. Chen, “A fast mode decision algorithm and its VLSI design for H.264/AVC intra-prediction,” IEEE Trans. Circuits Syst. Video Technol., vol. 17, no. 10, pp. 1414–1422, Oct. 2007.
[15] A. C. Tsai, J. F. Wang, J. F. Yang, and W. G. Lin, “Effective Subblock-Based and Pixel-Based Fast Direction Detections for H.264 Intra Prediction,” IEEE Trans. Circuits Syst. Video Technol., vol. 18, no. 7, pp. 975-982, July 2008.
[16] Joint Video Team, H.264/AVC Reference Software JM17.1: http://iphome.hhi.de/suehring/tml/download/
校內:2015-08-02公開