簡易檢索 / 詳目顯示

回結果列表
研究生： 李玉雲
Lee, Yu-Yun
論文名稱： 利用統計方法合成具有高變異抵抗網格以建立低功率時鐘網路
A Statistic Approach to Synthesis High Variation-Tolerant Mesh for Constructing Low Power Clock Networks
指導教授： 林家民
Lin, Jai-Ming
學位類別： 碩士
Master
系所名稱： 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年： 2012
畢業學年度： 100
語文別： 英文
論文頁數： 52
中文關鍵詞： 時鐘網路合成 、時鐘網格 、統計基礎方法
外文關鍵詞： clock network synthesis, clock mesh, statistical based approach
相關次數： 點閱：39  下載：0 
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報

    • 由於時鐘網格的高製程變異抵抗能力，現在時鐘網格是一個廣泛被運用在高效能同步超大型積體電路的時鐘網路結構。由於網格結構將會導致更多的電容使用，基於網格結構的時鐘網路與使用樹狀結構的時鐘網路相比有交多的功耗。因此，我們提出了一種統計方法來合成為一個網格（簡稱SSM）並使用於低功耗時鐘網絡上。在這篇論文中，提出統計方法確定一個良好的網格尺寸，利用電容分布為基礎，以實現所需的時鐘歪斜的約束。相比於在[19][26] 中利用切割的方式，基於統計的方法可以達到同樣的歪斜的約束。更重要的是，它是有效的，一般情況下，它可以應用到任意設計。此外，本文還提出了一個很好的時鐘網絡的拓撲結構，它集成了一個小的平衡二元樹非均勻時鐘網，以減少在底部網格的電容，以及頂部的時鐘樹。相比[19][26]，這是兩個ISPD'10時鐘網絡的合成網狀結構競賽的優勝隊伍，他們的方法產生的時鐘網絡SSM的約1.51和2.36比上所提供的基準比賽。此外，SSM是非常有效的，它只需要26.81秒，平均時鐘網絡建設。

    Due to its high tolerance to process-variation, clock mesh is a widely used structure in a clock network for high performance synchronous VLSI designs. Since mesh structure induces more capacitance, the mesh based clock network usually consumes more power than the tree based clock network. Therefore, we propose a Statistical approach to Synthesis a Mesh (SSM for short) for low power clock networks. In this thesis, a statistical approach is first proposed to determine a good mesh size based on sink capacitance distribution to achieve required clock skew constraint. Compared to the partition based approach [19] and [26], the statistical based method can achieve the same skew constraint using less wirelength in the resulting mesh. More importantly, it is efficient and general, which can be applied to an arbitrary design. In addition, this thesis also proposes a good clock network topology, which integrates a small balanced binary tree with a non-uniform clock mesh, to reduce capacitance in the bottom-level mesh as well as in the top-level clock tree. Compared to [19] and [26], which are two winning teams in the ISPD’10 Clock Network Synthesis Contest using the mesh structure, the clock networks generated by their approaches are about 1.51 and 2.36 larger than SSM on the benchmarks provided by the contest. Besides, SSM is very efficient, and it only requires 26.81 sec to construct a clock network in average.

    摘 要 c ABSTRACT i 誌 謝 ii List of Figures v Chapter 1 Introduction 7 1.1 Motivation 9 1.2 Our Contribution 10 Chapter 2 Review of Different Clock Architectures and Problem Formulation 11 2.1 Review of Common Clock Distribution Architectures 11 2.1.1 Single-Path Networks 12 H-Tree 12 Clock Tree 13 2.1.2 Multiple-Path Networks 14 Cross-Link 14 Clock Mesh 15 2.1.3 Comparison of Clock Distribution Architectures 16 2.2 Our Mesh Architecture 17 2.3 Problem Formulation 18 Chapter 3 Bottom-Level Mesh Construction 19 3.1 Overview of Our Algorithm 19 3.2 Mesh Size Determination 21 3.2.1 Problems of Previous Works 21 3.2.2 Mesh Size Determination 23 3.2.3 Consideration of Extreme Case 26 3.3 Mesh Buffer Insertion 29 3.4 Partial Segment Moving 33 Chapter 4 Experimental Result 36 4.1 Experimental Result for ISPD contest Benchmark 36 4.2 Experimental Result for Additional Extreme Cases 42 Chapter 5 Conclusions 49 Bibliography 50

    [1] N. Bindal, T. Kelly, N. Velastegui, and K. L. Wong. ”Scalable Sub-10ps Skew Global Clock Distribution for a 90nm Multi-GHz IA Microprocessor.” In Proc. ISSCC, pp. 346–355, 2003.
    [2] Y. P. Chen and D.F. Wong. ”An Algorithm for Zero-Skew Clock Tree Routing with Buffer Insertion.” In Proc. EDTC, pp. 230–236, 1996.
    [3] Chen, Ying-Yu; Dong, Chen; Chen, Deming. ”Clock Tree Synthesis under Aggressive Buffer Insertion.” In Proc. DAC, pp.86–89, 2010.
    [4] M. Edahiro. ”A Clustering-Based Optimization Algorithm in Zero-Kkew Routings.” In Proc. DAC, pp. 612–616, 1993.
    [5] EE Times, April 07, 2009, http://www.eetimes.com
    [6] M. R. Guthaus, G. Wilke, and R. Reis. ”Non-uniform Clock Mesh Optimization with Linear Programming Buffer Insertion.” In Proc. DAC, pp. 74–79, 2010.
    [7] ISPD 2010 High Performance Clock Network Synthesis Contest website[Available Online] http://www.ispd.cc/contests/.
    [8] N. A. Kurd, J. S. Barkatullah, R. O. Dizon, T. D. Fletcher, and P. D. Madland. ”A Multigigahertz Clocking Scheme for The Pentium 4 Microprocessor.” In IEEE JSSC, vol. 36, pp. 1647–1653, 2001. J.-E Chen, P.-W. Luo, and C.-L. Wey, “Yield evaluation of analog placement with arbitrary capacitor ratio,” Proc. ISQED, 2009, pp. 179-184.
    [9] D. Lee, M.C. Kim, and I.L. Markov. ”Low-power Clock Trees for CPUs.” In Proc. ICCAD, pp.444–451, 2010.
    [10] S. Lloyd. ”Least Squares Quantization in PCM.” IEEE TIT, vol. 28, no. 2, pp. 129–137, 1982.
    [11] V. R. Mekala, Y. Liu, X. Ye, J. Hu, and P. Li, ”Accurate Clock Mesh Sizing via Sequential Quadratic Programming.” In Proc. ISPD, pp. 135–142, 2010.
    [12] ngspice [Available Online] http://ngspice.sourceforge.net.
    [13] S. Pullela, N. Menezes, and L. T. Pillage. ”Low Power IC Clock Tree Design”. In Proc. CICC, pp. 263–266, 1995.
    [14] Anand Rajaram and David Z. Pan. ”Variation Tolerant Buffered Clock Network Synthesis with Cross Links.” In Proc. ISPD, pp. 157–164, 2006.
    [15] Anand Rajaram, Jiang Hu, and Rabi Mahapatra. ”Reducing Clock Skew Variability via Cross Links.” In Proc. DAC, pp. 18–23, 2004.
    [16] P.J. Restle, T.G. McNamara, D.A. Webber, P.J. Camporese, K.F. Eng, K.A. Jenkins, D.H. Allen, M.J. Rohn, M.P. Quaranta, D.W. Boerstler, C.J. Alpert, C.A. Carter, R.N. Bailey, J.G. Petrovick, B.L. Krauter, and B.D. McCredie, ”A Clock Distribution Network for Microprocessors.” In IEEE JSSC, pp. 792–799, 2001
    [17] S. M. Reddy, G. R. Wilke, and R. Murgai, ”Analyzing Timing Uncertainty in Mesh-Based Clock Architectures.” In Proc. DATE, pp. 1–6, 2006.
    [18] A. Rajaram and D.Z. Pan. ”MeshWorks: A Comprehensive Framework for Optimized Clock Mesh Network Synthesis.” In IEEE TCAD, pp. 1945–1958, 2010
    [19] X.W. Shih, H.C. Lee, K.H. Ho, and Y.W. Chang. ”High Variation- Tolerant Obstacle-Avoiding Clock Mesh Synthesis with Symmetrical Driving Trees.” In Proc. ICCAD, pp. 452–457, 2010.
    [20] R.-S. Tsay. ”Exact zero skew.” In Proc. ICCAD, pp. 336–339, 1991.
    [21] ULLMA, J. D. “Computational Aspects of VLSI.” New York, NY, USA, 1984.
    [22] G. Venkataraman, N. Jayakumar, J. Hu, P. Li, S. Khatri, A. Rajaram, P. McGuinness, and C. Albert, ”Practical Techniques for Minimizing Skew and its Variation in Buffered Clock Networks.” In Proc. ICCAD, pp. 592–596, 2005.
    [23] G. Venkataraman, Z. Feng, J. Hu, and P. Li, ”Combinatorial Algorithms for Fast Clock Mesh Optimization.” In IEEE TVLSI, vol.18, no.1, pp.131–141, 2010.
    [24] A. Vittal and M. Marek-Sadowska. ”Low-power Buffered Clock Tree Design.” In IEEE TCAD, vol.16, no.9, pp. 965–975, 1997.
    [25] K. Wang and M. Marek-Sadowska. ”Clock Network Sizing via Sequential Linear Programming with Time-Domain Analysis.” In Proc. ISPD, pp. 182–189, 2003.
    [26] Linfu Xiao, Zigang Xiao, Zaichen Qian, Yan Jiang, Tao Huang, Haitong Tian, and Evangeline F.Y. Young. ”Local Clock Skew Minimization Using Blockage-Aware Mixed Tree-Mesh Clock Network.” In Proc. ICCAD, pp.458–462, 2010.

    無法下載圖示 校內：2017-08-08公開
    校外：不公開
    電子論文尚未授權公開，紙本請查館藏目錄
    QR CODE