| 研究生: |
蔡易霖 Tsai, Yi-Lin |
|---|---|
| 論文名稱: |
適用於多格式視訊解碼應用之反轉換電路設計與雛型系統實現 Design of 2-D Inverse Transformation for Multi-Standard Video Coding Applications and Its Prototype System |
| 指導教授: |
謝明得
Shieh, Ming-Der |
| 學位類別: |
碩士 Master |
| 系所名稱: |
電機資訊學院 - 電機工程學系 Department of Electrical Engineering |
| 論文出版年: | 2008 |
| 畢業學年度: | 96 |
| 語文別: | 中文 |
| 論文頁數: | 68 |
| 中文關鍵詞: | 影像壓縮 、視訊 、多格式 、反轉換 |
| 外文關鍵詞: | U-boot, VC-1, DCT, IDCT, AHB, Linux, H.264, MPEG-2 |
| 相關次數: | 點閱:95 下載:3 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
影像壓縮技術越來越重要,各種視訊壓縮標準如MPEG-2、H.264/AVC、VC-1已相繼被提出,且目前的消費性產品大多支援多格式視訊解碼。雖可針對各項標準設計相對應之電路並於設計完成後加以整合,但此法亦會導致成本過高以及使用率過低之問題。本論文設計一支援MPEG-2、H.264/AVC、VC-1多重視訊解碼應用的反轉換架構,此電路採用兩組ㄧ維反轉換運算電路來支援MPEG-2 8×8二維反離散餘弦轉換,H.264/AVC 4×4以及VC-1 8×8、8×4、4×8、4×4整數反轉換。此外更進一步採用移位器與加法器取代乘法器來降低電路面積,並以Verilog HDL實現此架構的RTL程式碼,最後採用TSMC 0.18 m製程來合成,其工作頻率可達108MHz並支援2K1080解晰度。
爲了將我們實現之IP與多重視訊解碼器進行整合並達到軟、硬體協同設計及驗證,我們使用ARM RealView Platform Baseboard作為雛型驗證平台。首先,我們針對所設計之多重標準反轉換架構設計與AMBA2.0 匯流排相容的AHB Slave介面,並爲我們的電路設計ㄧLinux 驅動程式,以實現並簡化軟硬體間的溝通介面;軟體方面,我們分別使用U-boot與Embedded Linux 作為開機管理程式與作業系統,並修改ㄧ多媒體軟體播放器(Movie Player,MPlayer),將原始碼中之反轉換運算置換成呼叫先前已完成之反轉換電路驅動程式,此法即是將原本由軟體進行之運算改以硬體電路完成,由模擬結果可發現,整體執行時間可降低約29%,此外此軟硬體驗證平台亦可做為日後設計之多重視訊解碼矽智產整合及驗證所需。
Recently years, video compression technologies have received increasing attention. Many video compression standards such as MPEG-2, H.264/AVC and VC-1 have been proposed, therefore, many consumer digital products will support multi- standard video decoding. Alternatively we can design IPs independently for each standard and then combine them intuitively with little effort. However this may results in high hardware cost and low utilization. In this thesis we propose an architecture which supports multi-standard inverse-transformation, including MPEG-2, H.264/AVC and VC-1. In our design, we adopt two 1-D inverse-transformation (1×4) circuit to address 8×8 inverse discrete cosine transformation(IDCT) in MPEG-2, 4×4 inverse integer transformation in H.264/AVC and 8×8, 8×4, 4×8 and 4×4 inverse integer transformation in VC-1. Moreover, the multipliers are replaced with shifters and adders to further reduce hardware cost. We implement our circuit with Verilog, and then synthesize our design by using TSMC 0.18 m CMOS technology. The maximum operating frequency of our design is 108 MHz and our circuit can real-timely decode video sequence under 2K1080 resolution.
In order to integrate our design into multi-standard video decoding system, we use ARM RealView Platform Baseboard as our HW/SW co-simulation platform. First, we additionally design an AHB slave interface and Linux driver for our design. As for software we choose U-boot and embedded Linux as our boot-loader and operation system (OS) respectively. To achieve HW/SW co-simulation, we replace the source code of inverse transform in MPlayer by the Linux driver of our inverse transform circuit. It means that the operations of inverse transform are accomplished by the HW IP instead of software. From the experimental result, the decoding time can be reduced by 29% after our replacement. Moreover, the oncoming designs for multi-standard video decoding can also be integrated into this HW/SW co-simulation platform.
[1] ITU-T Recommendation H.262, “Video-generic coding of moving pictures and associated audio,” Nov. 1995.
[2] ITU-T Recommendation H.264, “Advanced video coding for generic audiovisual services,” Mar. 2005.
[3] SMPTE, “Proposed SMPTE standard for television: VC-1 compressed video bitstream format and decoding process,” Aug. 2005.
[4] N. Ahmad, T. Natrajan, and K.R. Rao, “Discrete cosine transform,” IEEE Trans. Comput., vol. C-23, pp. 90-93, Jan. 1974.
[5] A. Madisetti and A. N.Willson, “A 100MHz 2-D 8×8 DCT/IDCT processor for HDTV applications,” IEEE Trans. Circuits Syst. Video Technol., vol. 5, pp. 135-146, Apr. 1995.
[6] H. Lim, V. Piuri, and E.E. Swartzlander, “A serial-parallel architecture for two-dimensional discrete cosine and inverse discrete cosine transforms,” IEEE Trans. Comput., vol. 49, pp. 1297-1309, Dec. 2000.
[7] Y.P. Lee, T.H. Chen, L.G. Chen, M.J. Chen, and C.W. Ku, “A cost-effective architecture for 8×8 two-dimensional DCT/IDCT using direct method,” IEEE Trans. Circuits Syst. Video Technol., vol. 7, pp. 459-467, June 1997.
[8] J.I. Guo; R.C. Ju, and J.W. Chen, “An efficient 2-D DCT/IDCT core design using cyclic convolution and adder-based realization,” IEEE Trans. Circuits Syst. Video Technol., vol 14, pp. 416-428, Apr. 2004.
[9] J. Lee, N. Vijaykrishnan, and M.J. Irwin, “Efficient VLSI implementation of inverse discrete cosine transform,” Proc. IEEE Int. Symp. Circuits Syst., pp. 177-180, May 2004.
[10] Z.Y. Cheng, C.H. Chen, B.D. Liu, and J.F. Yang, “High throughput 2-D transform architectures for H.264/AVC,” Proc. IEEE Asia Pacific Conf. Circuits Syst., pp. 1141-1144, Dec. 2004.
[11] S. Lee and K. Cho, “Implementation of an AMBA-Compliant IP for H.264 transform and quantization,” Proc. IEEE Asia Pacific Conf. Circuits Syst., pp. 1073-1076, Dec. 2006.
[12] C.P. Fan, “Fast 2-Dimensional 4×4 forward integer transform implementation for H.264/AVC,” IEEE Trans. Circuits Syst. II , Exp. Briefs, pp.174-177, Mar. 2006.
[13] W. Hwangbo, J. Kim, and C.M. Kyung, “A high-performance 2-D inverse transform architecture for thee H.264/AVC decoder,” Proc. IEEE Int. Symp. Circuits Syst., pp. 1613-1616, May 2007.
[14] S. Lee and K. Cho, “Circuit implementation for transform and quantization operations of H.264/MPEG-4/VC-1 video decoder,” Proc. Int. Conf. Design & Technol. Integr. Syst. Nanoscale, pp. 102-107, Sep. 2007.
[15] M. Wien, “Variable Block-Size transforms for H.264/AVC,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, pp. 604-613, July 2003.
[16] I. Dinstein, K. Rose, and A. Heiman, “Variable block-size transform image coder”, IEEE Trans. Commun., vol. 38, pp. 2073-2078, Nov. 1990.
[17] S.W. Chieh, “Implementation of VC-1 decoder on PAC DSP 3.0,” master thesis, Dept. Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan, Taiwan, July 2007.
[18] AMBA Specification (Rev 2.0) ARM IHI0011A, ARM, May 1999.
[19] The Linux Home page, [Online], Available: http://www.linux.org
[20] Linux Kernel, [Online], Available: ftp://www.kernel.org/pub/linux/kernel
[21] GCC, The GNU Compiler Collection, [Online], Available: http://gcc.gnu.org
[22] The ARM Linux Project, [Online], Available: http://www.arm.linux.org.uk
[23] U-Boot, The U-boot Project [Online], Available: http://u-boot.sourceforge.net
[24] MPlayer, The MPlayer Project [Online], Available: http:// http://www.mplayerhq.hu/design7/news.html
[25] SDL, The SDL Project [Online], Available: http://www.libsdl.org