本篇論文中，我們發展出一個系統層級整合開發環境，名為EPIDETOX，主要用於幫助設計者快速地建構硬體TLM模組，整合硬體於SoC系統中，建構虛擬系統雛形，以及分析不同軟硬體應用的效能。EPIDETOX由三個部份組成: 一整合設計環境，豐富的硬體/系統設計元件，以及一系列設計工具。使用這個平台，硬體/系統設計者能夠處理不同系統設計的問題，像是系統層級的模擬與驗證，演算法與架構共同設計，低功率設計，SoC測試與除錯，以及設計空間探索等設計問題。EPIDETOX採用TLM-2.0 標準做為設計模組共同的介面，以達到隨插即用的能力，且促使系統的
整合能夠更有效率。另外，EPIDETOX提供友善的使用者介面以完成前述的功能。並且提供良好的延展性可以擴充更多開發工具以解決更多問題，綜合上述特性，EPIDETOX成為一用於系統層級設計開發，強大且極易使用的電子系統層級整合開發平台。

This thesis presents a system-level integrated development platform, called EPIDETOX, to help designers build transaction level models of IP designs, integrate IP designs into SoC systems, construct system virtual prototype, and analyze the performance of various application software and hardware. EPIDETOX consists of three parts, namely an integrated design environment, a number of IP/system designs, and a suite of design tools. With this platform, IP/system designers are allowed to deal with various system design issues such as system level simulation/verification, algorithm & architecture co-design, low power design, SoC testing/debugging, and design space exploration. All the capabilities of EPIDETOX are provided via a friendly graphic user interface, which makes EPIDETOX a powerful and very easy-to-use ESL integrated development platform. Several case studies, including some audio/video applications, are presented which validate the efficiency of building SoC systems using EPIDETEX. The exploration capability for various on-chip bus architectures, SoC test architectures and low power design are also demonstrated.

[1] L. Cai and D. Gajski, “Transaction Level Modeling: An Overview,” International Conference on Hardware/Software Codesign and System Synthesis, pp. 19-24, 2003.
[2] TLM 2.0 User Manual. Available: http://www.systemc.org/downloads/standards/tlm20/
[3] Open Core Protocol specification. Available: http://www.ocpip.org/
[4] AMBA 3.0 specification. Available: http://www.arm.com/
[5] Synopsis Platform Architecture . Available: http://www.synopsys.com/Tools/SLD/VirtualPrototyping/Pages/PlatformArchitect.aspx
[6] Carbon SOC Designer Plus. Available: http://carbondesignsystems.com/Products/SoCDesigner.aspx
[7] M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon, “Analyzing On-Chip Communication in a MPSoC Environment,” Design, Automation and Test in Europe, pp. 752-757, 2004.
[8] G. Pélissier, R. Hersemeule, G. Cambon, L. Torres, M. Robert, ”Bus analysis and Performance Evaluate on a SOC Platform at the system level design,” International Conference on Very Large Scale Integration, 2001.
[9] K. Lahiri, A. Raghunathan, S. Dey,”System-Level Performance Analysis for Designing on-Chip Communication Architectures,” IEEE Transaction on Computer-Aided Design of Integrated Circuit and Systems, 2001.
[10] S. Pasricha, N. Dutt, M. Ben-Romdhane, ”Using TLM for Exploring Bus-Based SoC Communication,” International Conference on Application-Specific Systems, Architecture and Processors,2005.
[11] S. Murali, L. Benini, G. D. Micheli, “An Application-Specific Design Methodology for On-Chip Crossbar Generation,” IEEE Trans. on Computer-Aided Design of Integrated Circuit and Systems, VOL. 26, Issue 7, pp. 1283-1296, 2007.
[12] O. Ogawa, S. B. d. Noyer, P. Chauvet, K. Shinohara, Y. Watanabe, H. Niizuma, T. Sasaki, and Y. Takai, “A Practical Approach for Bus Architecture Optimization at Transaction Level,” Design, Automation and Test in Europe, pp. 176-181, 2003.
[13] L.-Y. Chiou, Y.-S. Chen, C.-H. Lee, “System-Level Bus-Based Communication Architecture Exploration Using a Pseudoparallel Algorithm,” IEEE Trans. on Computer-Aided Design of Integrated Circuit and Systems, VOL. 28, Issue 8, pp. 1213-1223, 2009.
[14] C.-Y. Chang, C.-Y. Hsiao, K.-J. Lee and A. P. Su, “Transaction Level Modeling and Design Space Exploration for SOC Test Architectures,” Asian Test Symposium, pp 200-205, 2009.
[15] K.-H. Lin, Y.-L. Li, Y. Yeh and C.-Y. (Ric) Huang, “QuteVP: A Multi-Million-Instructions-per-Second Virtual Platform for SoC Hardware/Software Co-Design,” International Conference on Communications, Circuits and Systems, pp 1144-1148, 2009.
[16] A. Sangiovanni-Vincentelli and G. Martin, “Platform-Based Design and Software Design Methodology for Embedded Systems,” IEEE Design & Test of Computers, VOL. 18, Issue 6, pp. 23-33, 2001.
[17] A. Sangiovanni-Vincentelli, D. Densmore, and R. Passerone, “A Platform-Based Taxonomy for ESL Design,” IEEE Design & Test of Computers, VOL. 23, Issue 5, pp. 359-374, 2006.
[18] Metropolis. Available: http://embedded.eecs.berkeley.edu/metropolis/tools.html.
[19] V. Reyes, W. Kruijtzer, T. Bautista, G. Alkadi, and A. Núñez, “A Unified System-Level Modeling and Simulation Environment for MPSoC design: MPEG-4 Decoder Case Study,” Design, Automation and Test in Europe, pp. 1-6, 2006.
[20] Eclipse/GEF. Available: http://www.eclipse.org/
[21] TLM-2.0 reference introduction. Available: http://www.embecosm.com/appnotes/ean1/html/ch02s03s03.html
[22] OpenESL. Available: http://screamlabopensource.blogspot.com/
[23] QEMU-open source processor emulator. 2005. QEMU webpage, Available: http://www.nongnu.org/qemu/.
[24] ModelSim. Available: http://www.mentor.com/products/fv/modelsim/
[25] Open SystemC Initiative (OSCI). Available: http://www.systemc.org/home/
[26] J. Ceng, W. Sheng, J. Castrillon, A. Stulova, R. Leupers, G. Ascheid and H. Meyr, “A High-Level Virtual Platform for Early MPSoC Software Development”, International Conference on Hardware/Software Codesign and System Synthesis, pp. 11-20, 2009.
[27] C. Jalier, D. Lattard, and G. Sassatelli, “A Flexible Modeling and Simulation Framework for Design Space Exploration,” International Symposium on System-on-Chip, pp. 1-4, 2008.
[28] Z. Wang, A. Herkersdorf, W. Haberl, and M. Wechs, “SysCOLA: A Framework for Co-Development of Automotive Software and System Platform,” Design Automation Conference, pp. 37-42, 2009.
[29] C. Helmstetter, V. Joloboff, and H. Xiao, “SimSoC: A full system simulation software for embedded systems,” Workshop on Open-source Software for Scientific Computation, pp. 49-55, 2009.
[30] Y.W. Hau, M. Khalil-Hani and M.N. Marsono, “CODESL: A Framework for System-level Modelling, Co-simulation and Design-Space Exploration of Embedded Systems based on System-on-Chip,” International Conference on Intelligent Systems, Modelling and Simulation, pp. 122-127, 2010.
[31] Y. C. Hsu, “A Heterogeneous Framework for Fast Co-Simulation Using SystemC TLM and User-Mode QEMU,” M.S. thesis, Nat. Cheng Kung Univ., Tainan, Taiwan, Jun. 2009.
[32] G. G. (Chris) Lee, Y.-K. Chen, M. Mattavelli, and E. S. Jang, “Algorithm/Architecture Co-Exploration of Visual Computing on Emergent Platforms: Overview and Future Prospects,” IEEE Trans. on Circuits and Systems for Video Technology, Vol.19, Iss. 11, pp. 1576-1587, Nov. 2009.