簡易檢索 / 詳目顯示

研究生: 丁滎隍
Ting, Ying-Huang
論文名稱: H.264視訊解碼器之外部與內部補償架構設計
Inter and Intra Compensation Architecture Designs for H.264 Video Decoders
指導教授: 劉濱達
Liu, Bin-Da
楊家輝
Yang, Jar-Ferr
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年: 2005
畢業學年度: 93
語文別: 英文
論文頁數: 60
中文關鍵詞: 解碼器內部與外部補償
外文關鍵詞: intra, inter, H.264
相關次數: 點閱:69下載:1
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  •   本篇論文的主旨在於提出適用於H.264/AVC的內部與外部補償架構設計。內部預測值產生器每個時脈週期可以產生十六個內部預測值;在外部分數位置插值器方面,我們提出了兩種架構——管線化架構以及多時脈週期架構。本設計的架構使用UMC 0.18m的製程技術合成,並使用Verilog-XL進行模擬。內部預測值產生器的合成結果顯示,在83.3 MHz的時脈速度之下,此架構可以達到1333.33 M samples/sec的處理速度。管線化外部分數位置插值器的合成結果顯示,在100 MHz的時派速度之下,此架構可以達到1600 M samples/sec的處理速度。多時脈週期外部分數位置插值器的合成結果顯示,當最差的情況發生時,在66.67 MHz的時脈速度之下,此架構可以達到62.75 M samples/sec的處理速度。與720p HD (1280×720)的視訊規格相比較,本設計可以達到即時處理的要求。

      In this thesis we propose the architectures of intra prediction sample generator and inter fractional sample interpolator for H.264/AVC. For intra prediction sample generator, our architecture can generate 4×4 intra prediction samples per clock cycle. For inter fractional sample interpolator, we propose two architectures--pipelined and multi-cycle. Our designs are synthesized with UMC 0.18 m technology and simulated with Verilog-XL. We further verify the functionality of the proposed architectures on the ARM development platform to carry out the hardware/software co-simulation. The synthesized intra prediction sample generator can process 1333.33 M samples/sec at 83.33 MHz. The synthesized pipelined inter fractional sample interpolator can process 1600 M samples/sec at 100 MHz. The synthesized multi-cycle inter fractional sample interpolator can process 62.75 M samples/sec at 66.67 MHz when the worst case occurs. The simulation results show that all of our designs can meet the requirement of real-time processing for 720p HD (1280×720) video format.

    Table of Contents i Acknowledgement iii Abstract v List of Figures vi List of Tables viii Chapter 1 Introduction 1  1.1 Motivation 1  1.2 Organization for the Thesis 2 Chapter 2 Intra Prediction and Inter Prediction in H.264 4  2.1 Basic Concepts for Video CODEC of H.264 4  2.2 Basic Concepts for Intra Prediction 6   2.2.1 Intra_4×4_Vertical Prediction Mode 9   2.2.2 Intra_4×4_Horizontal Prediction Mode 9   2.2.3 Intra_4×4_DC Prediction Mode 10   2.2.4 Intra_4×4_Diagonal_Down_Left Prediction Mode 11   2.2.5 Intra_4×4_Diagonal_Down_Right Prediction Mode 12   2.2.6 Intra_4×4_Vertical_Right Prediction Mode 13   2.2.7 Intra_4×4_Horizontal_Down Prediction Mode 14   2.2.8 Intra_4×4_Vertical_Left Prediction Mode 15   2.2.9 Intra_4×4_Horizontal_Up Prediction Mode 16  2.3 Basic Concepts for Inter Prediction 17   2.3.1 Fractional Sample Interpolation Process 19 Chapter 3 Architecture of Intra 4×4 Prediction Sample Generator and Inter 4×4 Fractional Sample Interpolator 22  3.1 Architecture of Intra 4×4 Prediction Sample Generator 22   3.1.1 Architecture of PE for Intra Prediction 23   3.1.2 Architecture of PE Array and Mask Generator 24   3.1.3 Architecture of PE for Intra DC Mode 27  3.2 Software Process of Inter 4×4 Fractional Sample Interpolation 28  3.3 Architecture of Inter 4×4 Fractional Sample Interpolator 30   3.3.1 Pipelined Architecture of Fractional Sample Interpolator 30   3.3.2 Architecture of Six-Tap Filter 31   3.3.3 Architecture of Two-Tap Filter 34   3.3.4 Architecture of PE Arrays 35   3.3.5 Multi-Cycle Architecture of Fractional Sample Interpolator 40   3.3.6 Controller Design of Multi-Cycle Architecture 41 Chgapter 4 Synthesis Result and Verification 46  4.1 Synthesis Result of Intra 4×4 Prediction Sample Generator 46  4.2 Synthesis Result of Inter 4×4 Fractional Sample Interpolator 47  4.3 Verification 49   4.3.1 Verification Environment 49   4.3.2 RAM-base Interface Connection 50   4.3.3 Simulations 51  4.4 Summary 55 Chapter 5 Conclusions and Future Work 56  5.1 Conclusions 56  5.2 Future Work 57 References 58

    [1] D. Le Gall. “MPEG: A Video Compression Standard for Multimedia Applications,” Commun. of the ACM, vol. 34, No. 4, pp.46-58, April 1991.
    [2] ISO/IEC/JTC1/SC29/WG11 Draft CD 13818-2 Recommendation H.262 Committee Draft, Nov. 1994.
    [3] S. Thomas, “The MPEG-4 Video Standard Verification Model,” IEEE Trans. Circuits Syst. Video Technol., vol. 7, pp. 19-31, February 1997.
    [4] Draft ITU-T Recommendation H.263: Video Coding for Low Bitrate Communication, ITU-T, July 1995.
    [5] Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC), 2003.
    [6] V. Bhaskaran and K. Konstantinides, Image and Video Compression Standards: Algorithms and Architectures. Boston, MA: Kluwer Academic, 1997.
    [7] I. E. G. Richardson, Video CODEC Design: Developing Image and Video Compression Systems. Chichester. UK: John Wiley & Sons, 2003.
    [8] P. Kuhn, Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation. Boston, MA: Kluwer Academic, 1999.
    [9] I. E. G. Richardson, H.264 and MPEG-4 video compression: Video Coding for Next Generation Multimedia. Chichester, UK: John Wiley & Sons, 2003.
    [10] V. Lappalainen, A. Hallapuro, T. D. Hamalainen, “Complexity of optimized H.26L video decoder implementation,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, pp. 717-725, July 2003.
    [11] M. Horowitz, A. Joch, F. Kossentini, A. Hallapuro, “H.264/AVC baseline profile decoder complexity analysis,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, pp. 704-716, July 2003.
    [12] H. W. Feng, Z. G. Mao, J. X. Wang, D. F. Wang, “Design and implementation of motion compensation for MPEG-4 AS profile streaming video decoding,” in Proc. 5th Int. Conf. ASIC, Oct. 2003, vol. 2, pp. 942-945.
    [13] G. J. Sullivan, T. Wiegand, “Video Compression-from concepts to the H.264/AVC standard,” in Proc. IEEE, Jan. 2005, vol. 93, pp. 18-31.
    [14] S. Wenger, “H.264/AVC over IP,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, pp. 645-656, July 2003
    [15] A. Tamhankar and K. R. Rao, “An Overview of H.264/MPEG-4 Part 10,” Video/Image Processing and Multimedia Communications, July 2003, vol. 1, pp. 1-51.
    [16] J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, T. Wedi, “Video coding with H.264/AVC: tools, performance, and complexity,” IEEE Circuits Syst. Mag., vol. 4, pp.7-28, 2004.
    [17] R. C. Gonzalez and R. E. Woods, Digital Image Processing. Upper Saddle River, NJ: Prentice Hall, 2002.
    [18] Y. W. Huang, B. Y. Hsieh, T. C. Chen, L. G. Chen, “Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder,” IEEE Trans. Circuits Syst. Video Technol., vol. 15, pp. 378-401, Mar. 2005.
    [19] T. Wedi, H. G.. Musmann, “Motion- and aliasing-compensated prediction for hybrid video coding,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, pp. 577-586, July 2003.
    [20] S. H. Wang, W. H. Peng, Y. W. He, G.. Y. Lin, C. Y. Lin, S. C. Chang, C. N. Wang, T. H Chiang, “A platform-based MPEG-4 advanced video coding (AVC) decoder with block level pipelining,” in Proc. ICICS-PSM, Dec. 2003, vol. 1, pp. 51-55.
    [21] T. C. Chen, Y. W. Huang, L. G. Chen, “Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC,” in Proc. IEEE ICASSP, May 2004, vol. 5, pp. 9-12.
    [22] S. Z. Wang, T. A. Lin, T. M. Liu, C. Y. Lee, “A new motion compensation design for H.264/AVC decoder,” in Proc. IEEE ISCAS, May 2005, pp. 4558-4561.
    [23] ARM, ARM Integrator/AP User Guide, Document No. ARM DUI 0126B, April 2001.
    [24] ARM, ARM966E-S (Rev 1) Technical Reference Manual, Document No. DDI0186A, August 2000.
    [25] ARM, ARM MULTI-ICE version 2.2 User Guide, Document No. ARM DUI0048F, March 2002.
    [26] ARM, ARM Integrator/LM-XCV600E+ Intergator/LM-EP20K600E+ User Guide, Document No. ARM DUI 0146C, July 2001.
    [27] ARM, AMBA Specification (Rev 2.0), Document No. ARM IHI0011A, http://www.arm.com, May 1999.
    [28] ARM, ARM Developer Suit version 1.2 Compilers and Libraries Guide, Document No. ARM DUI 0067D, Nov. 2001.
    [29] ARM, ARM Developer Suit version 1.2 AXD and armsd Debuggers Guide, Document No. ARM DUI 0066D, Nov. 2001.

    下載圖示 校內:2006-08-24公開
    校外:2006-08-24公開
    QR CODE