本論文設計一個單端對雙端轉換器與有著補償電路的參考電壓產生器提供導管式類比數位轉換器做使用。雖然許多高效能及高效率的類比數位轉換器在近年被提出，仍缺乏提供業界的特殊應用。於微控制器使用的類比數位轉換器中，同時保有單端與雙端輸入網路是一個特色。另一方面，於晶片上的參考電壓產生器可提供穩定參考電壓以避免類比數位轉換器的效能降低。因此，本論文設計一個高線性度的單端對雙端轉換器來當作輸入網路電路。在考量類比數位轉換器的參考電壓行為後，設計一個有著優秀快速響應的摺疊電壓隨耦器。並根據乘法數位類比轉換器的切換資訊，在切換的時候使用額外電容來補償參考電壓的驟降。本論文設計於90nm的互補型金氧半導體製程，晶片面積為1.49mm2，由模擬結果得知於25MS/s的取樣速度與10.4MHz的輸入頻率下，SNDR可達到72.1dB且總功耗為51.1mW。

This work designs a single-ended-to-differential converter (SDC) and a reference generator with compensation circuit for pipelined ADC. Although many high performance and good efficiency ADCs were proposed in recent years, special application for industrial field is still limited. Characteristic of ADC for microcontroller unit (MCU) usually need both single-ended and differential input pattern. On the other hand, stable reference voltage with on-chip reference generator decrease performance degradation of ADC. Thus, this work design a high linearity SDC as an input network. With consideration of ADC reference voltage behavior, flipped-voltage follower is designed because of its excellent transient response. According to switching information from multiplying DAC (MDAC), auxiliary capacitors compensate voltage drop of reference voltage when switching happen. This work is designed in 90nm CMOS process and occupies an area of 1.49mm2. The total power consumption is 51.1mW and SNDR is 72.1dB at 25MS/s for a 10.4MHz input frequency from simulation results.

[1] A. Panigada and I. Galton, “A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction,” ISSCC Dig. Tech. Papers, pp. 162-163, 2009.
[2] B. R. Gregoire and U.-K. Moon, “An over-60 dB true rail-to-rail performance using correlated level shifting and an OPAMP with only 30 dB loop gain,” IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2620–2630, Dec. 2008.
[3] I. E. Opris, L. D. Lewicki, and B. C. Wong, “A single-ended 12-bit 20 Msample/s self-calibrating pipeline A/D converter,” IEEE J. Solid-State Circuits, vol. 33, pp. 1898–1903, Dec. 1998.
[4] B. P. Brandt and J. Lutsky, “A 75 mW 10 b 20M Sample/s CMOS subranging ADC with 59 dB SNDR,” ISSCC Dig. Tech. Papers, Feb. 1999, pp. 322–323.
[5] J. Kuppambatti and P. R. Kinget, “Current reference pre-charging techniques for low-power zero-crossing pipeline-SAR ADCs,” IEEE J. Solid-State Circuits, vol. 49, no. 3, pp. 683–694, Mar. 2014.
[6] H. Xu et al., “A 78.5 dB-SNDR radiation- and metastability-tolerant two-step split SAR ADC operating up to 75MS/s with 24.9mW power consumption in 65nm CMOS,” ISSCC Dig. Tech. Papers, Feb. 2017, pp. 476–477.
[7] M. Inerfield, et al., " An 11.5-ENOB 100-MS/s 8mW Dual-Reference SAR ADC in 28nm CMOS," IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp. 1-2, 2014
[8] C.-H. Chan et al., “60-dB SNDR 100-MS/s SAR ADCs with threshold reconfigurable reference error calibration,” IEEE J. Solid-State Circuits, vol. 52, no. 10, pp. 2576–2588, Oct. 2017.
[9] Y.-Z. Lin, C.-H. Tsai, S.-C. Tsou, and C.-H. Lu, “A 8.2-mW 10-b 1.6-GS/s 4× TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS,” IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2016, pp. 204–205.
[10] J. Craninckx and G. van der Plas, “A 65fJ/conversion-step 0-to-50MS/s 0-to-0.7 mW 9b charge-sharing SAR ADC in 90 nm digital CMOS,” ISSCC Dig. Tech. Papers, Feb. 2007, pp. 246–247.
[11] J. Shen et al., “A 16-bit 16-MS/s SAR ADC with on-chip calibration in 55-nm CMOS,” IEEE J. Solid-State Circuits, vol. 53, no. 4, pp. 1149–1160, Apr. 2018.
[12] R. Kapusta, J. Shen, S. Decker, H. Li, E. Ibaragi, and H. Zhu, “A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS,” IEEE J. Solid-State Circuits, vol. 48, no. 12, pp. 3059–3066, Dec. 2013.
[13] Maoqiang Liu, Arthur H. M. van Roermund, Pieter Harpe, “A 10-b 20-MS/s SAR ADC With DAC-Compensated Discrete-Time Reference Driver,” IEEE J. Solid-State Circuits, vol. 54, no. 2, pp. 417–427, Feb. 2019.
[14] E. Martens, B. Hershberg, and J. Craninckx, “A 69-dB SNDR 300-MS/s two-time interleaved pipelined SAR ADC in 16-nm CMOS FinFET with capacitive reference stabilization,” IEEE J. Solid-State Circuits, vol. 53, no. 4, pp. 1161–1171, Apr. 2018.
[15] X. Tang et al., “A 10b 120MS/s SAR ADC with Reference Ripple Cancellation Technique,” IEEE Custom Integrated Circuits Conference (CICC), Apr. 2019, pp. 1–4.
[16] P. Wang, T. Ytterdal, and T Halvorsrod, “A Low Noise Single-Ended to Differential Linear Charge Sampling SC-VGA for Second Harmonic Cardiac Ultrasound Imaging,” IEEE European Conference on Circuit Theory and Design (ECCTD), pp. 1-4, Sept. 2013.
[17] Jalali et al.; “A Novel DC-Coupled, Single-Ended to Differential, Transimpedance Amplifier Architecture Based on gm - boosting Technique” IEEE International Conference on Semiconductor Electronics(ICSE), Kuala Lumpur, Malaysia, 0-7803-9731-2/06, 2006
[18] M. Dessouky and A. Kaiser, “Very low-voltage digital-audio modulator with 88-dB dynamic range using local switch bootstrapping,” IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 349-355, 2001
[19] T.-C. Hung and T.-H. Kuo, “A 75.3-dB SNDR 24-MS/s Ring Amplifier-Based Pipelined ADC Using Averaging Correlated Level Shifting and Reference Swapping for Reducing Errors from Finite OPAMP Gain and Capacitor Mismatch,” IEEE J. Solid-State Circuits, vol. 54, no. 5, pp. 1425–1435, May 2019.
[20] M. Dessouky and A. Kaiser, “Very low-voltage digital-audio modulator with 88-dB dynamic range using local switch bootstrapping,” IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 349-355, 2001