簡易檢索 / 詳目顯示

研究生: 陳柏憲
Chen, Po-Hsien
論文名稱: 分散式多階層平行控制器模型與設計
A Model and Design of a Distributed Hierarchical Parallel Controller
指導教授: 周哲民
Jou, Jer-Min
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年: 2018
畢業學年度: 106
語文別: 中文
論文頁數: 51
中文關鍵詞: 平行執行階層式分散式控制器資料危障預測式運算單元
外文關鍵詞: parallel execution, hierarchy, distributed, data hazard, speculative function unit
相關次數: 點閱:98下載:3
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 由於運算時間會因為製程、環境、硬體老化和預測式運算單元等因素導產生動態的改變,在動態執行時期發生非預期的資料同步問題使結果錯誤。本論文中,我們以平行執行、分散式與階層式的概念發展一個用於適應隨機延遲的控制器模型。平行執行能在固定時間內增加運算的數量,提升執行速度;分散式能有效率的控制運算單元平行執行,避免運算單元在完成運算後因為其他未完成的運算而產生閒置情況,增加晶片整體的執行效率;動態運算造成的資料同步問題會使運算結果發生錯誤,因此本論文提出三個定理,當運算滿足三定理時同步問題解決,並以階層式方法將處理同步問題的控制器區分成較小的控制單元,利用控制單元間的相互溝通解決變動運算造成的資料同步問題,各控制單元的功能與設計難度也將大幅度的簡化。根據實驗結果分析,我們的控制器模型能有效的減少運算單元的閒置時間,並且防止因為資料危障而產生錯誤。

    Because of operation executing time would be changed by the factors such as process, environment, hardware aging and speculative function unit, unexpected data hazard problem will make error result in dynamically execution. In this master's dissertation, we use parallel executing, distributed and hierarchical concepts to develop a controller model for random latency operations. Parallel execution can increase the number of operations in fixed time and enhance the execution speed. Distributed method can efficiently control parallel execution of function units. Prevent finished function unit get into idle status from other unfinished operations and increase the performance of chip. Data hazard caused by dynamic operation will make operation result wrong. Therefore, this master's dissertation propose three theorems. When the executing operation satisfies the three theorems, data hazard is solved. And we classify the controllers that handle data hazard into smaller control units in hierarchical method. Data hazard which is caused by dynamic operation can be solved by the mutual communication between control units. The functions and design difficulties of each control unit will also be greatly reduced and simplified. According to the experimental results, our controller model can effectively reduce the idle time of function unit, and prevent error caused by data hazard.

    摘要 I Abstract II 誌謝 VI 圖目錄 IX 第1章 緒論 3 1.1 研究動機 3 1.2 研究目的 3 1.3 論文架構 4 第2章 背景知識與相關研究 5 2.1 可變延遲功能單元 5 2.1.1 動態可伸縮式單元設計 5 2.1.2 預測式運算單元設計 7 2.2 控制器設計 9 2.2.1 傳統控制方式 9 2.2.2 動態可伸縮式運算單元的控制器設計 11 2.2.3 集中式與分散式管理方式 12 2.2.4 資料流控制方式 16 第3章 分散式多階層平行控制器模型 18 3.1 分散式控制法 18 3.2 資料危障問題 19 3.2.1 RAW資料危障 21 3.2.2 WAR資料危障 22 3.2.3 WAW資料危障 25 3.3 階層式控制法 27 3.4 全域控制單元 29 3.4.1 運算狀態單元 29 3.4.2 暫存器狀態單元 31 3.5 局部控制單元 32 3.5.1 運算控制單元 32 3.5.2 資料監控單元 33 第4章 多階層分散式平行控制器設計 35 4.1 全域控制單元設計 35 4.1.1 運算狀態單元設計 35 4.1.2 暫存器控制單元設計 37 4.2 局部控制單元設計 38 4.2.1 運算控制單元設計 38 4.2.2 資料監控單元設計 38 第5章 設計與驗證結果 43 第6章 結論與未來方向 50 參考文獻 51

    [1]. A. A. Del Barrio, M. C. Molina, J. M. Mendias, E. Andres, R. Hermida, and F. Tirado, "Applying speculation techniques to implement functional units," in Computer Design, 2008. ICCD 2008. IEEE International Conference on, 2008, pp. 74-80.
    [2]. A. A. Del Barrio, S. O. Memik, M. C. Molina, J. M. Mendias, and R. Hermida, “A Distributed Controller for Managing Speculative Functional Units in High Level Synthesis,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 30, no. 3, pp. 350-363, 2011.
    [3]. C. Pilato, V. G. Castellana, S. Lovergine, and F. Ferrandi, "A runtime adaptive controller for supporting hardware components with variable latency," in Adaptive Hardware and Systems (AHS), 2011 NASA/ESA Conference on, 2011, pp. 153-160.
    [4]. L. Benini, E. Macii, and M. Poncino, "Efficient controller design for telescopic units," in Innovative Systems in Silicon, 1997. Proceedings., Second Annual IEEE International Conference on, 1997, pp. 290-299.
    [5]. L. Benini, E. Macii, M. Poncino, and G. De Micheli, “Telescopic units: a new paradigm for performance optimization of VLSI designs,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 17, no. 3, pp. 220-232, 1998.
    [6]. Dennis Jack B., Misunas David P. 1975. A preliminary architecture for a basic data-flow processor. Proceedings of the 2nd annual symposium on Computer architecture, ACM.
    [7]. Dennis Jack B. Dataflow computer architecture. Massachusetts Institute Of Technology Laboratory For Computbr Science, 1979 .

    下載圖示 校內:立即公開
    校外:立即公開
    QR CODE