簡易檢索 / 詳目顯示

回結果列表
研究生： 徐偉宏
Hsu, Wei-Hung
論文名稱： 具有十二位元解析度每秒250百萬次取樣速率的數位類比轉換器
A 12-bit 250-MSample/sec Digital-to-Analog Converter
指導教授： 林克旯
Lin, Keh-La
學位類別： 碩士
Master
系所名稱： 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年： 2004
畢業學年度： 92
語文別： 英文
論文頁數： 67
中文關鍵詞： 解析度 、位元有效數 、數位類比轉換器
外文關鍵詞： Resolution, Digital-to-Analog Converter, ENOB
相關次數： 點閱：62  下載：3 
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報

    • 　　本篇論文是以視訊應用規格為主，設計出低功率、解析度十二位元、操作時脈每秒兩百五十萬次取樣速率數位類比轉換器。在編碼方面，由於考量到電路的線性度表現，還有晶片面積的大小，所以採用低位元及高位元不同的編碼；低位元採用二進位權重，高位元採用溫度計編碼。除此之外，為了增進數位類比轉換器的動態效能，使用了抑制突波的拴鎖器，同時也考量了在佈局繞線時產生的寄生電容，所造成速度還有信號不同步的效應。
    　　這個數位類比轉換器採用0.25 mm 1P5M mixed-signal CMOS製程來實現，整體晶片的核心面積為0.43 mm2，加入PADs之後為1.67 mm2。當設定條件為每秒250百萬次取樣速率，模擬結果表現出即使在接近二分之ㄧ取樣速率時，位元有效數也可高達十一位元。

    　　The goal of this research was to design a low power 12-bit, 250 MHz digital-to-analog converter suitable for applications in video. The proposed DAC composed of segmented coding method for MSB and LSB bits, where the thermometer way for MSB and binary-weighted for LSB. Besides, to promote linearity of performance and suppress undesired glitch, the signal controlled differential switches of current sources is pre-processed by de-glitch latch. There is trade-off between accuracy and area for mismatch issue of current sources. The routing complexity and parasitic capacitance have to be taken into account for speed and signal synchronization.
    　　This DAC is to be implemented in a 0.25 mm 1P5M mixed-signal CMOS process provided by TSMC, with active area of 0.43 mm2 (760 mm × 560 mm) and total area including PADs is 1.67 mm2 (1291 mm × 1291 mm). The simulation results revealed ENOB of 11.24 bit at Nyquist rate transition for 250 MSPS.

    Chapter 1. Introduction 1 1.1 Motivation 1 1.2 Thesis Organization 1 Chapter 2. Digital-to-Analog Converter Architecture 5 2.1 Operations of DAC 5 2.2 Digital coding 6 2.3 Fundamentals of DAC’s parameters 6 2.3.1 Static parameters 7 2.3.2 Dynamic parameters 9 2.3.3 Spectrum parameters 12 2.4 Charge scale architecture 16 2.5 Voltage scale architecture 17 2.6 Current scale architecture 19 2.7 Segmented architecture 22 Chapter 3. Circuit Design Techniques of DAC 25 3.1 Overview 25 3.2 Digital phase 25 3.2.1 Thermometer decoders 25 3.2.2 Switching scheme 28 3.2.3 Input registers 30 3.2.4 Switch drivers 31 3.3 Analog phase 35 3.3.1 Random errors of current sources 35 3.3.2 Finite output impedance of current source 42 3.3.3 Bias circuits 44 3.3.4 Clock generator 48 3.4 Layout implementation 51 Chapter 4. Simulation Results and Testing Setup 53 4.1 Simulation results 53 4.1.1 Preparation for whole chip simulations 53 4.1.2 Input pattern generation 53 4.1.3 Output result analysis 54 4.2 Evaluation board design 61 4.2.1 Grounding 61 4.2.2 Bypassing and decoupling 61 4.2.3 Digital input 61 4.2.4 Output configuration 62 Chapter 5. Conclusions and Future Work 64 5.1 Conclusions 64 5.2 Future work 64 References 66

    [1] H. Samueli, “Broadband communications ICs: Enabling high-bandwidth connectivity in the home and office,” in Proc. IEEE 1999 ISSCC, Feb. 1999, pp. 26-30.
    [2] Edmund Spence and Zoltan Frasch, “Advanced LCD driver lowers cost of high Performance data Projector,” Analog Dialogue 35-6, 2001.
    [3] David A. Johns and Ken Martin, Analog Integrated Circuit Design. John Wiley & Sons Inc., 1997.
    [4] Phillip E. Allen and Douglas R. Holberg, CMOS Analog Circuit Design. Oxford University Press, Inc., 2002
    [5] Walt Kester, James Bryant, Sample Data System. Analog Devices Inc.
    [6] B. Razavi, Principles of Data Conversion System Design. New York: IEEE Press, 1995.
    [7] Corenlis A. A. Bastiaansen, D.Wouter J. Groeneveld, Hans J. Schouwenaars, and Henk A. H. Termeer “A 10-b 40-MHz 0.8-mm CMOS current-output D/A converter,” IEEE J. Solid-State Circuits, vol. 26, no. 7, pp. 917-921, July 1991.
    [8] M. J. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
    [9] S.Y. Chin and C. Y. Wu, “A 10-b 125-MHz CMOS digital-to-analog converter with threshold-voltage compensated current sources,” IEEE J. Solid-State Circuits, vol. 29, no .11, pp. 1374-1380, Dec. 1994.
    [10] T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, and Y. Horiba, ”An 80-MHz 8-bit CMOS D/A converter,” IEEE J. Solid-State Circuits, vol. 21, no. 12, pp. 983-988, Dec. 1986.
    [11] C.H. Lin and K. Bult, “A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2,” IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1948-1958, Dec. 1998.
    [12] J. Bastos, M.S.J. Steyaert, and W. Sansen, “A high yield 12-bit CMOS D/A converter,” in Proc. IEEE 1996 CICC, pp. 20.6.1-20.6.4, May 1996.
    [13] J. Bastos, A.M Marques, M.S.J. Steyaert, and W. Sansen, ”A 12-bit intrinsic accuracy high speed CMOS D/A converter,” IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1959-1969, Dec. 1998.
    [14] A. Van den Bosch, M.A.F. Borremans, M.S.J. Steyaert, and W. Sansen, “A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter,” IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315-324, Mar. 2001.
    [15] A. Van den Bosch, M.S.J. Steyaert, and W. Sansen, “SFDR-bandwidth limitations for high-speed high resolution current-steering CMOS D/A converters,” in Proc. IEEE Int. Conf. Electronics, Circuits and Systems (ICECS), Sept. 1999, pp. 1193-1196.
    [16] A. Van den Bosch, M.S.J. Steyaert, and W. Sansen, “An accurate statistical yield model for CMOS current-steering D/A converters,“ in Proc. IEEE 2000 Int. Symp. Circuit and Systems (ISCAS), vol. 4, pp. 105-108, 2000.
    [17] David A. Johns and Ken Martin, Analog Integrated Circuit Design. John Wiley and Sons, ISBN:0-471-14448-7, 1997.
    [18] A. R. Bugeja and B. S. Song, “A self-trimming 14-b 100MS/s CMOS DAC,” IEEE Journal of Solid-State Circuits, vol. 35, pp.1841-1852, Dec. 2000.
    [19] D. Groeneveld et al., “A self-calibration technique for monolithic high resolution D/A converters,” IEEE Journal of Solid-State Circuits, vol. 24, pp.1517-1522, Dec. 1989.
    [20] J. Vandenbussche, G. Van der Plas, W. Daems, A. Van den Bosch, G. Gielen, M. Steyaert, and W. Sansen,“Systematic design of high-accuracy current-steering D/A converter macrocells for integrated VLSI system,” IEEE Transactions on Crcuits and Systems-II, vol.48, no. 3, March 2001.
    [21] Yuan, J. and Svensson, C., “New single-clock CMOS latches and flipflops with improved speed and power savings,” IEEE Journal of Solid-State Circuits, vol. 32, pp. 62-69, 1997.
    [22] Hiroyuki Kohno, Yasuyuki Nakamura, Atsuhito Kondo, Hiroyuki Amishiro, Takahiro Miki, Keisuke Okada, ”A 350-MS/s 3.3V 8-bit CMOS D/A converter using a delayed driving scheme,” IEEE CICC, pp. 10.5.1-10.5.4
    [23] Walt Kester, Mixed-signal and DSP Design Techniques. Analog Devices, Inc. , 2000.
    [24] Mark I. Montrose, EMC and the Printed Circuit Board Design, Theory, and Layout Made Simple. IEEE Press, 1999.
    [25] Design Documents for TSMC 0.25mm 1P5M Mixed Signal Process

    下載圖示 校內：2005-07-30公開
    校外：2005-07-30公開
    QR CODE