本論文旨在實現一個適切效能、低電壓、低耗能的三角積分類比/數位轉換器，將原本大家熟知最佔面積、最耗電的數位濾波器部份加以改善，並成功將其實現，往後有利生物晶片計劃的整合，本晶片可進一步配合其他生醫系統，如心電圖、肌電圖、腦波圖、血壓計、遠距診斷系統，做即時的生理信號監視，可使生醫遙測系統更加完整。

另外，根據本論文所介紹設計方法，一個適用於三角積分類比/數位轉換器已經成功被設計完成，其中較為創新的方法是製作適用本研究室其他同學所設計的轉換器規格來修改Sinc filter的架構，並採用低功率的流程及方法來設計後四級的FIR filter，因此在效能上已比先前的設計更為提升；然而我使用聯電0.18μm、1P6M的數位製程及Artisan UMC0.18μm cell library來製作本晶片， 2006年2月前瞻性晶片於CIC中心成功下線，晶片編號為UMC18-95A-03a，經模擬及測試後的結果得知，本晶片具有十二位元的解析度(Resolution)可處理三角積分類比/數位轉換器，晶片支援最快速度可達100MHz。

In the study, we would like to realize an efficient and low power consuming Sigma Delta A/D converters (SDADCs). For the reason we need to improve the digital filter part is that mostly area required and power consumed part we have known for decades. As long as we complete the design for the chip, further integration of bio-chips will be greatly boosted. Nevertheless, the chip is able to be used within bio-systems such as cardio graphic, ergo graph, brain wave, blood pressure, remote diagnose and supervision. Otherwise, we can get the physical signals of the patients. Hence it will make our bio-medical remote supervising system more intact.

In addition, regarding the method offered in the thesis, the design of the digital filter for SDADCs has already been fabricated. An innovative idea is to adapt the structure of the sinc filter within the low power filter in order to achieve the goals of low power consumption and to fit, my previous stage, the Sigma Delta A/D modulator in our lab. Furthermore, the low power design flow and method were implemented to designs of following FIR filter stages. Consequently, the performance was greatly lifted comparing to earlier designs in the lab. Moreover, the UMC 0.18 μm, 1P6M process and Artisan UMC 0.18 μm cell library were used for chip fabrication. Besides, the chip was tapped out to CIC with a serial number “UMC18-95A-03a” in February 2006. Refer to the simulation and measurements, the resolution for SDADCs can achieve 12 bits. What is more, the maximum operating frequency of the chip is 100MHz.

[1] Andrea Gerosa and Andrea Neviani, “A low-power decimation filter for a Σ△ converter based on power-optimized sinc filter”, ISCAS 2004
[2] Ascari, L. and Pierazzi, A. and Morandi, C., “Low power implementation of a Sigma Delta decimation filter for cardiac application”, IEEE Instrumentation and Measurement Technology Conference Budapest, Hungary May 21-23, 2001
[3] M. Laddomada, L. Lo Presti ,and M. Mondin, C. Ricchiuto, “An Efficient Decimation Sinc-Filter Design for Software Radio Applications”, Third IEEE Signal Processing Workshop on Signal Processing Adavances in Wireless Communications, Taoyuan, Taiwan, March 20-23. 2001
[4] Hogenauer, Eugene. "An Economical Class of Digital Filters For Decimation and Interpolation", IEEE Transactions on Acoustics, Speech and Signal Processing, Vol. ASSP-29, pp. 155-162, April 1981.
[5] Lyons, Richard, “Understanding Digital Signal Processing”, 2nd Ed., Prentice Hall, Upper Saddle River, New Jersey, 2004, pp. 556-561.
[6] Nevio Benvenudo, “Efficient Single-Bit Ternary Digital Filtering using Sigma-Delta Modulator”,IEEE TRANSACTIONS ON OMMUNICATIONS, VOL. COM-33, NO. 10, OCTOBER 1985
[7] Ascari, L.; Pierazzi, A.; Morandi, C., “Low power implementation of a sigma delta decimation filter for cardiac applications”, Instrumentation and Measurement Technology Conference, 2001. IMTC 2001. Proceedings of the 18th IEEE
Volume 2, 21-23 May 2001
[8] Nerurkar, S.B.; Abed, K.H.; Siferd, R.E.; Venugopal, V.; “Low power sigma delta decimation filter”,Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on Volume 1, 4-7 Aug. 2002
[9] Suet-Fei Li; Wetherrell, J.; “A compact low-power decimation filter for sigma delta modulators”,Acoustics, Speech, and Signal Processing, 2000. ICASSP '00. Proceedings. 2000 IEEE International Conference on Volume 6, 5-9 June 2000
[10] Gustafsson, O.; Ohlsson, H.; “A low power decimation filter architecture for high-speed single-bit sigma-delta modulation”, Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on 23-26 May 2005
[11] Xunyu Zhu; Hutchens, C.; Chia-Ming Liu; “Efficient use of two-path filter in the low power decimation filter design”,Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on Volume 1, 4-7 Aug. 2002
[12] Chia-Ming Liu; Hutchens, C.; “Implementation of 1.5 V low power two-path decimation filters for communications Delta Sigma converters”, Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on Volume 1, 4-7 Aug. 2002
[13] Abed, K.H.; Nerurkar, S.B.; “Implementation of a low power decimation filter using 1/3-band IIR filter”,Wireless Communications and Networking, 2003. WCNC 2003. 2003 IEEE Volume 1, 16-20 March 2003
[14] Chia-Ming Liu; Soon Guan Lim; Hutchens, C.; “Low power decimation filter design for Δ-Σ converters”, Wireless Communications and Systems, 1999 Emerging Technologies Symposium 12-13 April 1999
[15] Dongwon See; Shanbhag, N.R.; Feng, M.; “Low-power decimation filters for oversampling ADCs via the decorrelating (DECOR) transform”, Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on Volume 3, 28-31 May 2000
[16] R. T. Baird and T. S. Fiez, “Linearity Enhancement of Multibit Sigma-Delta A/D and D/A Converters Using Data Weighted Averaging” IEEE Transactions on Circuits and Systems, vol. 42, pp. 153-162, December 1995.
[17] R. T. Baird and T. S. Fiez, ”Improved delta-sigma DAC using data weighted averaging” IEEE International Symposium on Circuits and Systems, vol. 1, pp. 13-16, May 1995.
[18] K. D. Chen and T. H. Kuo, “An Improved Technique for Reducing Baseband Tones in Sigma-Delta Modulators Employing Data Weighted Averaging without Adding Dither” IEEE Transactions on Circuits and Systems, vol. 46, No.1, pp. 63-68, January 1999.
[19] N. Sankarayya, K. Roy, and D. Bhattacharya, “Algorithms for low power and high speed FIR filter realization using differential coefficients” IEEE Transactions on Circuits and Systems, vol. 44, pp. 488-497, June 1997.
[20] H. Samuli, “An Improved Search Algorithm for The Design of Multiplierless FIR filters with Power-of-Two Coefficients” IEEE Transactions on Circuits and Systems, vol. 36, pp.1044-1047, July 1989.
[21] 廖浩凱, “Programmable Decimators and Interpolators for Sigma Delta A/D and D/A Converters” 國立中正大學電機工程研究所碩士論文, 民國九十三年六月