成功大學博碩士論文系統

簡易檢索 / 詳目顯示

回結果列表

研究生：	蔡尚達 Tsai, Shang-Ta
論文名稱：	適用於H.264/AVC熵解碼器和反離散餘弦轉換之可重組化架構設計 A Reconfigurable Architecture for Entropy Decoders and IDCT in H.264/AVC
指導教授：	謝明得 Shieh, Ming-Der
學位類別：	碩士 Master
系所名稱：	電機資訊學院 - 電機工程學系 Department of Electrical Engineering
論文出版年：	2008
畢業學年度：	96
語文別：	英文
論文頁數：	59
中文關鍵詞：	離散餘弦轉換、可重組化、解碼器、熵
外文關鍵詞：	idct, entropy, h.264, reconfigurable, cabac, cavlc
相關次數：	點閱：87 下載：3
分享至:	分享至facebook 分享至twitter

查詢本校圖書館目錄查詢臺灣博碩士論文知識加值系統勘誤回報

本論文旨在探討如何有效合併H.264/AVC所採用的內容適應性二位元算數編碼(CABAC)與內容適應性變動長度編碼(CAVLC)兩種熵編碼演算法，透過分析CABAC與CAVLC熵解碼器的異同，我們提出一個粗顆粒可重組化架構來有效率地結合CAVLC至CABAC熵解碼器中，因為相較於細顆粒可重組化架構，粗顆粒可重組化架構在特定用途的應用中有顯而易見的優勢。根據實驗結果顯示，採用可重組化元件架構後，可以節省1.5 K的邏輯閘，相當於實現一個CAVLC熵解碼器所需25.4％的硬體面積。除此之外，透過修改可重組化元件，我們只要增加相當有限的硬體面積，就可以利用可重組化元件陣列閒置的時間去執行反離散餘弦轉換，如此一來我們的設計可以在工作頻率66 MHz時即時解碼Main Profile Level 3.0條件下的串流位元影像。

Coarse-grain reconfigurable architectures can offer obvious advantages over the fine-grain counterparts for some specific applications. This thesis explores techniques to combine the two entropy decoding methods, context-based adaptive binary arithmetic coding (CABAC) and context-based adaptive variable length coding (CAVLC), provided in H.264/AVC using the coarse-grain reconfigurable architecture. By analyzing the similarities and differences between these two decoding processes, we show how to effectively merge the CAVLC into the CABAC decoder. Experimental results exhibit that about 1.5 K gates can be saved using our reconfigurable cell (RC) architecture, which corresponds to 25.4% area savings in implementing the CAVLC decoder. To use the idle time in RC arrays, the base cell can be further extended to carry out the inverse discrete cosine transform (IDCT) with very limited overhead. In this manner, our entropy decoder design, operated in 66 MHz, can decode video sequences at Main Profile Level 3.0 under the real-time constraint.

Chapter 1 Introduction	                                    1
1 Overview of H.264/AVC	                            1
2 Introduction to Entropy Coding	                    3
3 Motivations	                                            4
4 Organization of this Thesis	                            6
Chapter 2 Background	                                    7
1 Information Theory	                                    7
2 Huffman Coding Algorithm	                            8
3 Arithmetic Coding Algorithm	                           11
4 Overview of CAVLC Decoding Algorithm	           12
5 Overview of CABAC Decoding Algorithm	           14
5.1 Context modeler	                                   15
5.2 Binary Arithmetic Decoder	                           18
5.2.1 Normal Mode	                                   18
5.2.2 Bypass Mode	                                   22
5.2.3 Terminal Mode	                                   22
5.3 Inverse Binarization	                           23
6 IDCT and Inverse Hadamard Transform	                   24
Chapter 3 Proposed Architecture	                           26
1 CAVLC Decoder	                                   26
2 CABAC Decoder	                                   29
3 Resource Sharing Analysis	                           31
4 Syntax Element Decoding Flow	                   33
5 Distribution of mvd Bins	                           37
6 Operation Analysis	                                   37
7 Proposed Reconfigurable IDCT/Entropy Decoder	   38
7.1 4x4 Reconfigurable Cell Array	                   39
7.2 Processing Flow Analysis	                           40
7.3 Reconfigurable Cell	                           41
7.4 Memory Arrangement of MVD Memory	                   42
7.5 Data Flow and Data Path	                           43
Chapter 4 Experimental Results	                           45
1 System Overview and External Components	           45
2 Synthesis Setting	                                   46
3 Experimental Results and Performance Analysis	   48
4 Verification Plan	                                   50
6 I/O Pin Definitions	                                   52
5 Memory Arrangements	                                   53
Chapter 5 Conclusions and Future Work	                   55
1 Conclusions	                                           55
2 Future Work	                                           55
References	                                           57
                                    

[1] ITU-T Recommendation H.264, “Advanced video coding for generic audiovisual services,” Mar. 2005.
[2] D. Marpe, H. Schwarz, and T. Wiegand, “Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 620-636, July 2003.
[3] T. Wiegand and G.J. Sullivan, “Overview of the H.264/AVC video coding standard,” IEEE Trans. Circuits Syst. Video Technol., vol.13, no. 7, pp. 560-576, Jul. 2003.
[4] R.R. Osorio and J.D. Bruguera, “Arithmetic coding architecture for H.264/AVC CABAC compression system,” Proc. Euromicro Symp. Dig. Syst. Design, pp. 62-69, Sep. 2004.
[5] R.R. Osorio and J.D. Bruguera, “A new architecture for fast arithmetic coding in H.264 advanced video coder,” Proc. Euromicro Conf. on Dig. Syst. Design, pp. 298-305, Sep. 2005.
[6] R.R. Osorio and J.D. Bruguera, "High-throughput architecture for H.264/AVC CABAC compression system," IEEE Trans. Circuits Syst. Video Technol., vol. 16, no. 11, pp.1376-1384, Nov. 2006.
[7] L. Li and Y. Song, "A CABAC encoding core with dynamic pipeline for H.264/AVC main profile," Proc. IEEE Asia Pacific Conf. Circuits Syst., pp. 760-763, Dec. 2006.
[8] Y. Yi and I.C. Park, “High-speed H.264/AVC CABAC decoding,” IEEE Trans. Circuits Syst. Video Technol., vol. 17, no. 4, pp. 490-494, Apr. 2007.
[9] J.W. Chen and Y.L. Lin, “A high-performance hardwired CABAC decoder,” Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., pp. II-37-40, Apr. 2007.
[10] C.H. Kim and I. C. Park, "High speed decoding of context-based adaptive binary arithmetic codes using most probable symbol prediction," Proc. IEEE Int. Symp. Circuits Syst., pp. 1707-1710, May 2006.
[11] Y.N. Wen and G.L. Wu, “Multiple-symbol parallel CAVLC decoder for H.264/AVC,” Proc. IEEE Asia Pacific Conf. Circuits Syst., pp. 1240-1243, Dec. 2006.
[12] G.S. Yu and T.S. Chang, “A zero-skipping multi-symbol CAVLC decoder for MPEG-4 AVC/H.264,” Proc. IEEE Int. Symp. Circuits Syst., pp. 5583-5586, May 2006.
[13] H.Y. Lin and Y.H. Lu, "Low power design of H.264 CAVLC decoder," Proc. IEEE Int. Symp. Circuits Syst., pp. 2689-2692, May 2006.
[14] K. Bondalapati and V.K. Prasanna, “Reconfigurable computing systems,” Proc. IEEE, pp. 1201-1217, Jul. 2002.
[15] H. Singh and M.H. Lee, “MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications,” IEEE Trans. Comput., vol. 49, no. 5, pp. 465-481, May 2000.
[16] M. Lanuzza and S. Perri, “A new reconfigurable coarse-grain architecture for multimedia applications,” Proc. IEEE Adaptive Hardware Syst. Conf., pp. 119-126, Aug. 2007.
[17] David J.C. MacKay, Information theory, inference, and learning algorithms, Cambridge University Press, Jun. 2003.
[18] V. Bhaskaran and K. Konstantinides, Image and video compression standards: algorithms and architectures, Kluwer Academic Publishers, 1997.
[19] I.H. Witten, R.M. Neal, and J.G. Cleary, “Arithmetic coding for data compression,” Cpmmun. ACM, pp. 520-540, Jun. 1987.
[20] Y.H. Kim and Y.J. Yoo, “Memory-efficient H.264/AVC CAVLC for fast decoding,” IEEE Trans. Consum. Electron., vol. 52, no. 3, pp. 943-952, Aug. 2006.
[21] H. Eeckhaut and M. Christiaens, "Optimizing the critical loop in the H.264/AVC CABAC decoder," IEEE Int. Conf. Field Programmable Technol., pp. 113-118, Dec. 2006.
[22] P. Zhang and W. Gao, "High-performance CABAC engine for H.264/AVC high definition real-time decoding," IEEE Int. Conf. Consum. Electron, pp. 1-2, Jan. 2007.
[23] H.U. Lin and Y.H. Lu, “A highly efficient VLSI architecture for H.264/AVC CAVLC decoder,” IEEE Trans. Multimedia, vol. 10, no. 1, pp. 31-42, Jan. 2008.
[24] M. Alle and J. Biswas, "High performance VLSI architecture design for H.264 CAVLC decoder," Int. Conf. Application-specific Syst. Architectures Process., pp. 317-322, Sep. 2006.
[25] W. Hwangbo and J. Kim, “A high-performance 2-D inverse transform architecture for the H.264/AVC decoder,” Proc. IEEE Int. Symp. Circuits Syst., pp. 1613-1616, May 2007.
[26] K.H. Chen and J.I. Guo, “A high-performance direct 2-D transform coding IP design for MPEG-4AVC/H.264,” IEEE Trans. Circuits Syst. Video Technol., vol. 16, no. 4, pp. 472-483, Apr. 2006.

校內：2013-07-29公開
校外：2013-07-29公開

簡易檢索 / 詳目顯示

相關論文