| 研究生: |
邱于展 Chiu, Yu-Chan |
|---|---|
| 論文名稱: |
具輸出級窄波消除技術之低電磁干擾高傳真D類放大器 A Low-EMI High-fidelity Class-D Amplifier with Output Stage Narrow Pulse Elimination |
| 指導教授: |
郭泰豪
Kuo, Tai-Haur |
| 學位類別: |
碩士 Master |
| 系所名稱: |
電機資訊學院 - 電機工程學系 Department of Electrical Engineering |
| 論文出版年: | 2022 |
| 畢業學年度: | 110 |
| 語文別: | 英文 |
| 論文頁數: | 118 |
| 中文關鍵詞: | 混疊失真 、音頻放大器 、D類放大器 、電磁干擾 、窄波 、脈寬調變 、總諧波失真加雜訊 |
| 外文關鍵詞: | Aliasing distortion, audio amplifier, Class-D amplifier, electromagnetic interference (EMI), narrow pulse, pulse-width modulation (PWM), total harmonic distortion plus noise (THD+N) |
| 相關次數: | 點閱:105 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
D 類放大器藉由切換開關的方式可達到卓越的功率效率,因此被廣泛應用於各種 音頻應用,然而輸出級的切換開關操作不可避免地產生了電磁干擾,採用 CMFBD 調 變是降低共模電磁干擾有效的方法,但是其在小輸入時會產生窄波,將於低輸出功率範圍顯著地增加總諧波失真加雜訊。本論文針對類比輸入閉迴路架構的 D 類放大器,提出一個應用於 CMFBD 輸出級的窄波消除技術,此外,本論文亦採用具三電平前饋路徑之頻率等化脈寬調變殘餘混疊失真抑制技術,因此,在整體輸出功率範圍下總諧波失真加雜訊可被大幅減少,同時兼具良好的共模電磁干擾抑制效果。
本論文之 D 類放大器晶片實現於 TSMC 0.18 微米技術,由 pre-layout 模擬結果顯示,本論文在 5 伏特之電源電壓及 8 歐姆負載下可達到 0.00075%之最低總諧波失真加雜訊且僅消耗 1.1 毫安培之靜態電流,此外,在使用所提出之窄波消除技術下,動態範圍及低輸出功率範圍之總諧波失真加雜訊皆可大幅改善達 15 dB。與現有最佳文獻之 D 類音頻放大器相比,可達具競爭力之動態範圍 107 dB。
Class-D amplifiers are widely used in various audio applications since they achieve superior power conversion efficiency by their switching behavior. However, the presence of switching activity at the output stage inevitably generates electromagnetic interference (EMI). Adopting common-mode-free BD (CMFBD) modulation is an effective way to reduce common-mode (CM) EMI, but it produces narrow pulses when a small input is applied, significantly increasing the total harmonic distortion plus noise (THD+N) in the low output power (POUT) range. In this thesis, a narrow pulse elimination (NPE) technique for the CMFBD output stage is presented for analog-input closed-loop Class-D audio amplifiers. Furthermore, the frequency-equalized PWM-residual-aliasing reduction technique with a tri-level feedforward path is also adopted. Therefore, the THD+N over the entire POUT range can be greatly reduced with a well-suppressed CM EMI.
Implemented in the TSMC 0.18-μm process, the pre-layout simulation shows that this work’s Class-D amplifier achieves the minimal THD+N of 0.00075% while consuming a low quiescent current of 1.1 mA with a supply of 5 V and a speaker load of 8 Ω. In addition, with the presented NPE technique, both the dynamic range and the THD+N in the low POUT range are greatly reduced by 15 dB. Compared with state-of-the-art Class-D audio amplifiers, this work features the competitive dynamic range of 107 dB.
[1] H. Zhang, S. Karmakar, L. J. Breems, Q. Sandifort, M. Berkhout, K. A. A. Makinwa, and Q. Fan, “A high-linearity and low-EMI multilevel class-D amplifier,” IEEE J. Solid-State Circuits, vol. 56, no. 4, pp. 1176–1185, Apr. 2021.
[2] S. Karmakar, H. Zhang, R. Veldhoven, L. J. Breems, M. Berkhout, Q. Fan, and K. A. A. Makinwa, “A 28-W, −102.2-dB THD+N class-D amplifier using a hybrid ΔΣM-PWM scheme,” IEEE J. Solid-State Circuits, vol. 55, no. 12, pp. 3146–3156, Dec. 2020.
[3] H. Zhang, S. Karmakar, L. J. Breems, Q. Sandifort, M. Berkhout, K. A. A. Makinwa, and Q. Fan, “A −121.5-dB THD class-D audio amplifier with 49-dB LC filter nonlinearity suppression, vol. 57, no. 4, pp. 1153–1161, Apr. 2022.
[4] H. W. Ott, Electromagnetic Compatibility Engineering, Hoboken, NJ: JohnWiley & Sons, 2009, pp. 464–491.
[5] P. P. Siniscalchi and R. K. Hester “A 20 W/channel class-D amplifier with near-zero common-mode radiated emissions” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 3264–3271, Dec. 2009.
[6] L. Guo, T. Ge, and J. S. Chang, “A 101 dB PSRR, 0.0027% THD + N and 94% power-efficiency filterless class D amplifier,” IEEE J. Solid-State Circuits, vol. 49, no. 11, pp. 2608–2617, Nov. 2014.
[7] P. Balmelli, J. M. Khoury, E. Viegas, P. Santos, V. Pereira, J. Alderson, and R. Beale “A low-EMI 3-W audio class-D amplifier compatible with AM FM radio” IEEE J. Solid-State Circuits, vol. 48, no. 8, pp. 1771–1782, Aug. 2013.
[8] A. Nagari, E. Allier, F. Amiard, V. Binet, and C. Fraisse “An 8Ω 2.5 W 1%-THD 104 dB(A)-dynamic-range class-D audio amplifier with ultra-low EMI system and current sensing for speaker protection,” IEEE J. Solid-State Circuits, vol. 47, no. 12, pp. 3068–3080, Dec. 2012.
[9] X. Jiang, J. Song, D. Cheung, M. Wang, and S. K. Arunachalam, “Integrated class-D audio amplifier with 95% efficiency and 105dB SNR” IEEE J. Solid-State Circuits, vol. 49, no. 11, pp. 2387–2396, Nov. 2014.
[10] X. Jiang, J. Song, M. Wang, J. Chen, and S. K. Arunachalam, “Integrated pop-click noise suppression, EMI reduction, and short-circuit detection for class-D audio amplifiers” IEEE J. Solid-State Circuits, Vol. 48, no. 4, pp. 1099–1108, Apr. 2013.
[11] L. Dooper and M. Berkhout, “A 3.4 W digital-in class-D audio amplifier in 0.14μm CMOS,” IEEE J. Solid-State Circuits, vol. 47, no. 7, pp. 1524–1534, Jul. 2012.
[12] J.-H. Lee et al., “An 8Ω 10W 91%-power-efficiency 0.0023%-THD+N multi-level class-D audio amplifier with folded PWM,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2017, pp. 88–89.
[13] M. Hoyerby, J. K. Jakobsen, J. Midtgaard, and T. H. Hansen, “A 2×70 W monolithic five-level class-D audio power amplifier in 180 nm BCD,” IEEE J. Solid-State Circuits, vol. 51, no. 12, pp. 2819–2829, Dec. 2016.
[14] D. Schinkel, W. Groothedde, F. Mostert, M. Koerts, E. Iersel, D. Groeneveld, and L. Breems, “A multiphase class-D automotive audio amplifier with integrated low-latency ADCs for digitized feedback after the output filter” IEEE J. Solid-State Circuits, vol. 52, no. 12, pp. 3181–3193, Dec. 2017.
[15] S.-H. Chien, L.-T. Wu, S.-Y. Chen, R.-D. Jan, M.-Y. Shih, C.-T. Lin, and T.-H. Kuo, “An open-loop class-D audio amplifier with increased low-distortion output power and PVT-insensitive EMI reduction,” in IEEE Custom Integrated Circuits Conference (CICC), Sept. 2014, pp. 1-4.
[16] Y. -Z. Qiu, “A 0.35mA-quiescent-current 0.00075%-THD+N class-D amplifier with low-EMI power stage,” M. S. thesis, Department of Electrical Engineering., National Cheng-Kung University, Tainan, Taiwan, 2020.
[17] A. A. Adrian, M. S. Danielson, D. B. Meyers, and L. Spiegel, “Digital signal processing for linearization of small input signals to a tri-state power switch,” U.S. Patent 5 617 058, Apr. 1, 1997.
[18] Y.-Z. Qiu, S.-H. Chien, and T.-H. Kuo, “A 0.4-mA-quiescent-current, 0.00091%-THD+N class-D audio amplifier with low-complexity frequency equalization for PWM-residual-aliasing reduction,” IEEE J. Solid-State Circuits, vol. 57, no. 2, pp. 1176–1185, Apr. 2022.
[19] M. Berkhout, “Balancing efficiency, EMI, and application cost in class-D audio amplifiers,” in Low-Power Analog Techniques, Sensors for Mobile Devices, and Energy Efficient Amplifiers: Advances in Analog Circuit Design, K. A. A. Makinwa, A. Baschirotto, and P. Harpe, Eds. Cham, Switzerlan: Springer, 2019, pp. 315–337.
[20] K. Nielsen. “A review and comparison of pulse width modulation (PWM) methods for analog and digital input switching power amplifiers,” in Proc. 102th AES Convention, pp. 1-57, Sep. 1997.
[21] J.-M. Liu, S.-H. Chien, and T.-H. Kuo, “A 100W 5.1-channel digital class-D audio amplifier with single-chip design,” IEEE J. Solid-State Circuits, vol. 47, no. 6, pp. 1344-1354, June 2012.
[22] I. D. Mosely, P. H. Mellor, and C. M. Bingham, “Effect of dead time on harmonic distortion in class-D audio power amplifiers,” Electron. Lett., vol. 35, no. 12, pp. 950–952, June 1999.
[23] W.-C. Wang, and Y.-H. Lin “A 118 dB PSRR, 0.00067% (−103.5 dB) THD+N and 3.1 W fully differential class-D audio amplifier with PWM common mode control” IEEE J. Solid-State Circuits, vol. 51, no. 12, pp. 2808-2818, Dec. 2016.
[24] S. -H. Chien, Y. -W. Chen and T. -H. Kuo, “A low quiescent current, low THD+N class-D audio amplifier with area-efficient PWM-residual-aliasing reduction,” IEEE J. Solid-State Circuits, vol. 53, no. 12, pp. 3377-3385, Dec. 2018.
[25] W. Shu and J. S. Chang “THD of Closed-Loop Analog PWM Class-D Amplifiers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no.6, pp.1769-1777, Jul. 2008.
[26] M. A. Teplechuk, T. Gribben, and C. Amadi, “True filterless class-D audio amplifier,” IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 2784–2793, Dec.2011.
[27] T.-H.Kuo, S.-H.Chien, J.-J. Huang, Y.-W. Chen and Y.-A. Lee, “A 2.4 mA quiescent current, 1 W output power class-D audio amplifier with feed-forward PWM-intermodulated-distortion reduction,” IEEE J. Solid-State Circuits, vol. 51, no.6, pp.1436-1445, Jun. 2016.
[28] Y. -A. Lee, “A low-EMI class-D audio amplifier with output common-mode correction,” M. S. thesis, Department of Electrical Engineering., National Cheng-Kung University, Tainan, Taiwan, 2018.
[29] N. Nishimura, A. Matamura, P. Birdsong, S. Liu, A. Bandyopadhyay, M. Markova, and R. Morajkar “common-mode stable multilevel output stage with EMI reduction feedback loop for class-D audio amplifier,” in Proc. IEEE Symp. VLSI Circuits, Jun. 2022, pp. 186–187.
[30] J. Nilsson, L. Lennartsson, and H. Knoedgen, “Center of gravity compensation of
class-D amplifer,” U.S. Patent 6 856 194, Feb. 15, 2005.
[31] S. Bottacchi, Noise and Signal Interference in Optical Fiber Transmission Systems: An Optimum Design Approach, West Sussex: John Wiley & Sons, 2008, pp. 496.
[32] A. V. Oppenheim, A. S. Willsky, and S. Hamid, Signals and Systems, 2nd ed., Upper Saddle River, NJ: Prentice-Hall, 1996, pp. 406.
[33] T. C. Carusone, D. A. Johns, and K. W. Martin, Analog Integrated Circuit Design, 2nd ed., Hoboken, NJ: John Wiley & Sons, 2013, pp. 363-413.
[34] X. Jiang, J. Song, D. Cheung, M. Wang, and S. Arunachalam, “Integrated class-D audio amplifier with 95% efficiency and 105 dB SNR,” IEEE J. Solid-State Circuits, vol. 49, no. 11, pp. 2387–2396, Nov. 2014.
[35] W. -C Wang, Y.-H Lin, “A 0.0004% (-108dB) THD+N, 112dB-SNR, 3.15W fully differential class-D audio amplifier with Gm noise cancellation and negative output-common-mode injection techniques,” in ISSCC Dig. Tech. Papers, pp. 58-59, Feb 2018.
校內:2027-09-16公開