簡易檢索 / 詳目顯示

研究生: 黃仁宜
Huang, Jen-I
論文名稱: 運用類比調變技術實現無線心電圖之研究
Implementation of Wireless Electrocardiogram Using Analog Modulation Technique
指導教授: 羅錦興
Luo, Ching-Hsing
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年: 2005
畢業學年度: 93
語文別: 英文
論文頁數: 62
中文關鍵詞: 心電圖接收機鎖相迴路發射機
外文關鍵詞: receiver, ECG, PLL, transmitter
相關次數: 點閱:92下載:2
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  •   隨著生理遙測技術的進步,病人可以在日常生活不受干擾之下,讓醫護或是研究人員隨時監控並記錄活動中的生理參數。而這些生理遙測系統一般是利用紅外線或是無線電的方式來傳送這生理參數。本論文使用類比調變技術來傳遞生醫訊息。

      除了調變所需之混波器之外,發射機使用鎖相迴路穩定載波。接收機使用鎖相迴路鎖定相位,且採用六階Gm-C濾波器架構頻帶選擇之帶通濾波器;二階Active RC濾波器架構解調低通濾波器。

      我們所設計的系統規格:調變方式:振幅調變;壓控震盪器頻率:20MHz ~ 100MHz;生醫訊號振幅微小:1~10mV。最後使用台積電0.35um 2P4M製程去實現生醫遙測傳輸晶片。若是整個傳輸、接收可以實現,相信對人類的健康是有一定的貢獻。

     The medical practicians are able to live monitor and record the physiological parameters in the activities of the patients that do not interfere in their daily life with the progress of biotechnology technique. The physiological parameters are usually transmitted by using the infrared LED or RF in the biotechnology system. In this thesis, we transmit the records by using analog communication technique.

     Besides mixers for modulation needed, we utilize a PLL to make carrier more stable in transmitter. On the other hand, we adopt 6th stage Gm-C BPF for channel selector and 2nd stage active RC LPF for demodulation in receiver. The PLL in receiver is to lock shifted phase in transmission path.

     The specifications of our designed system are: 1. Modulation method: Amplitude Modulation, 2. Operation frequency: 20MHz ~100MHz 3. Biosignal amplitude: 1~10 mV. At last, we design the system on TSMC0.35um 2P4M fabrication. If the transmitter and receiver chips would be realized successfully, the system must provide much contribution to mankind health.

    Chapter 1 Introduction 1-1 Preface.....1 1-2 Motivation.....2 1-3 Thesis Organization.....3 Chapter 2 Electrocardiogram 2-1 Brief.....3 2-2 Cardiac Conduction System.....3 2-3 Electrodes and Leads.....5 2-3-1 Bipolar Leads.....5 2-3-2 Unipolar Leads.....5 2-4 Electrical Interference of Electrocardiogram.....7 2-5 Electrocardiogram System – Wrist Limb System.....8 Chapter 3 Modulation System 3-1 DSB-SC Theory.....10 3-1-1 Modulation and Demodulation.....10 3-1-2 System Performance.....12 3-2 Phase Locked Loop Theory.....14 3-2-1 PLL Basics.....14 3-2-2 Dynamics of PLL.....15 3-2-3 Charge-Pump PLL.....17 3-2-4 Jitter in PLLs.....19 3-3 Transmitter Design.....21 3-4 Receiver Design.....22 3-4-1 Superheterodyne Receiver.....22 3-4-2 Direct-conversion Receiver.....22 3-4-3 Electrocardiogram Receiver consideration.....23 Chapter 4 Circuit Implement and Simulation 4-1 Mixer.....24 4-1-1 Single Balance Mixer.....24 4-1-2 Double Balance Mixer.....26 4-1-3 Noise Folding.....26 4-2 PLL.....27 4-2-1 Phase-frequency Detector (PFD).....27 4-2-2 Charge Pump (CP).....29 4-2-3 Loop Filter (LF).....30 4-2-4 Voltage Controlled Oscillator (VCO).....32 4-2-5 Frequency Divider (FD).....36 4-3 Transmitter.....37 4-3-1 PLL in Transmitter.....38 4-3-2 Mixer in Transmitter.....41 4-3-3 Layout.....42 4-3-4 Transmitter Expected Specification.....43 4-4 Receiver.....44 4-4-1 PLL in Receiver.....44 4-4-2 Mixer in Receiver.....46 4-4-3 LPF in Receiver.....46 4-4-4 Opamp in LPF.....48 4-4-5 BPF in Receiver.....50 4-4-6 OTAs in BPF.....52 4-4-7 Layout.....54 4-4-8 Receiver Expected Specification.....55 Chapter 5 Conclusion and Future Work 5-1 Future Work.....56 5-2 Conclusion.....60

    [1] William F. Ganong – Review of Medical Physiology – 20th edition, McGraw-Hill publishing Company, New York, 1999 – ISBN: 0838582826
    [2] Ulrich L. Rohde & T. T. N. Bucher – Communications Receivers Principles & Design – 4th Edition, McGraw-Hill publishing Company, New York, 1988 – ISBN: 0070535701
    [3] B. Razavi – Design of Analog CMOS Integrated Circuit – McGraw-Hill publishing Company, New York, 2001 – ISBN: 0071188398
    [4] Floyd M. Gardner – Charge Pump Phase-lock Loops – IEEE Transactions on Communications, vol.28, no.11, pp.1849-1858, Nov. 1980
    [5] W. B. Wilson, U. K. Moon, K.R. Lakshmikumar and L. Dai – A CMOS Self-Calibrating Frequency Synthesizer – IEEE Journal of Solid-State Circuits, vol.35, no.10, pp.1437-1444, Oct. 2000
    [6] Kuo-Hsing Cheng, Tse-Hua Yao, Shu-Yu Jiang & Wei-Bin Yang - A Difference Detector PFD for Low Jitter PLL – IEEE International Conference on Electronics, Circuits and Systems, Malta, vol.1, pp.43-46, 2000
    [7] Rui-feng Liu, Yong-ming Li & Hong-yi Chen – A Fully Symmetrical PFD for Fast Locking Low Jitter PLL – ASIC’03. Proceedings 5th International Conference on
    Volume 2, Page(s):725-727 vol.2, Oct. 2003
    [8] S. Kim, K. Lee, Y. Moon, D.K. Jeong, Y. Choi & H.K. Kim – A 960 Mbps/pin Interface for Skew-tolerant Bus Using Low Jitter PLL –IEEE Journal Solid-State Circuits, vol.32, no.5, pp.691-699, May. 1997
    [9] B. Terlemez and J. P. Uyemura – The Design of a Differential CMOS Charge Pump for High Performance Phase-locked Loops – ISCAS’04. Proceedings of the 2004 International Symposium on Volume.4, Page(s): 561-564 vol.4, May. 2004
    [10] Y. Fourar, M. Sawan and Y. Savaria – CMOS Wide-swing Differential VCO for Fully Integrated Fast PLL – Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on Volume 2, Page(s): 948-950 vol.2, Aug. 2000
    [11] S. Franco – Design with Operational Amplifiers and Analog Integrated Circuits – 3rd Edition – McGraw-Hill publishing Company, New York, 2001 – ISBN: 0072320842
    [12] Y. W. Choi & Howard C. Luong – A High-Q and Wide-dynamic-range 70-MHz CMOS Bandpass Filter For Wireless Receivers – IEEE Transactions on Circuits and Systems, II: Analog and Digital Signal Processing – vol.48, no.5, pp.433-440, May. 2001
    [13] C.Y. Yang – Fast-Switching Frequency Synthesizer with a Discriminator-aided Phase Detector – IEEE Journal Solid-State Circuits, vol.35, no.10, pp.1445-1452, Oct. 2000
    [14] Keliu Shu, Edgar Sanchez-Sinencio, Jose Silva-Martinez & Sherif H.K. Embabi – A 2.4GHz Monolithic Fractional-N Frequency Synthesizer with Robust Phase-switching Prescaler and Loop Capacitance Multiplier – IEEE Journal of Solid-State Circuits, pp.866-874, Jun. 2003
    [15] L.C.Liu & B.H. Li – Fast Locking Scheme for PLL Frequency Synthesizer – Electronics Letters Volume.40, Issue.15, Page(s): 918-920, Jul. 2004
    [16] 羅振斌 – 運用鎖相迴路技術實現無線心電圖之研究 – 民國93年
    [17] http://www.childrenshospital.org/cfapps/A2ZtopicDisplay.cfm?Topic=Electrocar diogram
    [18] http://tedlab.urmc.rochester.edu/PHP-03/PHP403-03-EKG.ppt
    [19] http://www.fleshandbones.com/readingroom/pdf/1014.pdf

    下載圖示 校內:立即公開
    校外:2005-07-25公開
    QR CODE