簡易檢索 / 詳目顯示

回結果列表
研究生： 江杰倫
Chiang, Chieh-Lun
論文名稱： 高除數除5及除7預除器之24 GHz多頻帶低相位雜訊鎖相迴路之設計
Design of 24 GHz Multi-band Low Phase Noise Phase Locked-loop Using High-division-ratio Prescalers of Divide-by-5 and Divide-by-7
指導教授： 楊慶隆
Yang, Chin-Lung
學位類別： 碩士
Master
系所名稱： 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年： 2012
畢業學年度： 100
語文別： 英文
論文頁數： 137
中文關鍵詞： 壓控振盪器 、鎖相迴路 、除5預除器 、除7預除器
外文關鍵詞： Voltage-controlled Oscillator, Phase-locked Loop, Prescaler of Divide-by-5, Prescaler of Divide-by-7
相關次數： 點閱：136  下載：7 
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報

    • 本論文提出一個可應用於400 MHz、2.4 GHz以及24 GHz之使用高除數預除器的多頻帶頻率合成器設計。這些多頻帶頻率合成器為可應用於生醫植入頻段、ISM頻段以及車用雷達頻段之重要裝置。其中，一個402 MHz的兩級環形差動式壓控振盪器，以及2.4 GHz採用抑制尾電流源記憶之互補耦合對壓控振盪器，採用高Q值元件設計以得到低相位雜訊，同時得到優異的效能指標參數(FOM)。這些設計皆以台積電提供的TSMC 0.18 μm 1P6M CMOS製程所實現。根據量測所得結果，402 MHz壓控振盪器有著從234 MHz至888 MHz的寬調頻範圍，同時也有0.34 x 0.27 mm2的小晶片實現面積；依照前一版晶片，又更進一步改進其相位雜訊以及整體效能，實現出2.4 GHz的壓控振盪器設計，其電路核心功耗為3.096 mW，相位雜訊在1-MHz偏移頻率下有著-123.26 dBc / Hz的表現能力，同時整體FOM經計算後可得到-185.96 dB之優異結果。
    接著，本論文又更進一步設計使用除5預除器之多頻帶應用的24 GHz鎖相迴路，並採用壓控振盪器和除頻器中第一級預除器之連動電壓控制概念，去克服單一鎖定頻率範圍不足之問題。根據模擬結果可得知，壓控振盪器的相位雜訊在1-MHz偏移頻率下為-103.8 dBc / Hz、10-MHz偏移頻率下為-124.2 dBc / Hz，同時整體閉迴路系統之鎖定時間約450 ns，對應到鎖定電壓為0.72 V，而整體電路功率消耗約31.675 mW。此外，本論文也提出一個使用更高除數除7預除器以及改良後的低相位雜訊考畢茲壓控振盪器之24 GHz鎖相迴路設計，而上述所提到的兩個鎖相迴路規格在本論文中也有詳細比較。根據模擬結果得知，改進後的相位雜訊分別提升至1-MHz偏移頻率下為-108.38 dBc / Hz，以及10-MHz偏移頻率下為-129.50 dBc / Hz；同時，整體閉迴路系統之鎖定時間約為800 ns，對應到的鎖定電壓為0.81 V，整體電路功率消耗為40.41 mW。以上所述24 GHz鎖相迴路設計皆是使用台積電提供的TSMC TN90RF 1P9M CMOS製程。

    This thesis proposed the design of a multi-band frequency synthesizer for 400 MHz, 2.4 GHz, and 24 GHz, which is carried out by high-division-ratio prescalers. These multi-band frequency synthesizers are crucial components for implantable biomedical band, industrial, scientific and medical (ISM) bands, and collision-avoidance radar bands. The 402 MHz voltage-controlled oscillator (VCO) is implemented by two-stage differential ring oscillator, and the 2.4 GHz VCO uses the architecture combining the memory reduction tail transistors to the LC-tank complementary cross-coupled pair for the high quality factor Q as well as the low phase noise to achieve overall excellent figure of merit (FOM). These designs are implemented in TSMC 0.18 μm 1P6M CMOS process. From the measurement results, the 402 MHz VCO has the wide tuning range from 234 MHz to 888 MHz, and small chip size of 0.34 x 0.27 mm2; the 2.4 GHz VCO improves the performance of 400 MHz VCO and has excellent performance in aspects of phase noise. The core power consumption is 3.096 mW, the phase noise is -123.26 dBc / Hz at 1-MHz offset frequency, and the overall FOM is excellent to achieve -185.96 dB.
    Then, this thesis in advance presents a multi-band 24 GHz PLL using a prescaler of divide-by-5 with the concept of linking controlled voltage to the VCO and prescaler to overcome the insufficient frequency locking range. From the simulation results, the phase noise of VCO are -103.8 dBc / Hz at 1-MHz offset and -124.2 dBc / Hz at 10-MHz offset frequency. The locked time of PLL is approximately 450 ns while the locked voltage is 0.72 V, and the overall power consumption is 31.675 mW. In addition, a 24 GHz PLL design using a ring-oscillator-based prescaler of divide-by-7 and improved Colpitts differential VCO with low phase noise is presented, and the comparisons of above mentioned PLLs are given in this thesis. From the simulation results, the phase noise are excellent to -108.38 dBc / Hz at 1-MHz offset and -129.50 dBc / Hz at 10-MHz offset frequency respectively. The locked time is 800 ns while the locked voltage is approximately 0.81 V, and the power consumption is 40.41 mW. These designs of 24 GHz PLL are implemented in TSMC TN90RF 1P9M CMOS process.

    Abstract (in Chinese) I Abstract (in English) III Acknowledgement V Table of Contents VII List of Tables XI List of Figures XIII Chapter 1 Introduction 1 1.1 Research Background and Motivation of the Voltage-controlled Oscillator and Phase-locked Loop 1 1.2 Introduction of Med-radio, ISM, and Collision-avoidance Radar Band 4 1.3 Introduction of Voltage-controlled Oscillator (VCO) 6 1.3.1 Ring Oscillator 7 1.3.2 LC-tank Oscillator 8 1.3.3 VCO Design Consideration Parameters 10 1.4 Introduction of Phase-locked Loop (PLL) 14 1.5 Organization of this Thesis 15 Chapter 2 A 402 MHz Small Chip Area CMOS Differential Ring VCO in Med-Radio Band for Implantable Fractal Dental Antenna System 17 2.1 Introduction of Wireless Implantable Basal Body Temperature (BBT) Measurement System 17 2.2 Architecture and Theoretical Analysis of 402 MHz VCO 19 2.3 The Simulation Results 26 2.4 Measurement Considerations and Results 29 2.4.1 Measurement Considerations 29 2.4.2 Measurement Results 30 2.5 Comparisons and Summary 33 Chapter 3 A LC-tank VCO with Memory Reduction Tail Transistors and Low Power Consumption for the 2.4 GHz IEEE 802.11b / g Application 35 3.1 Research Development and Introduction of Wireless Local Area Network (WLAN) 35 3.2 Architecture and Theoretical Analysis of 2.4 GHz LC-tank VCO with Low Phase Noise 38 3.2.1 Introduction of LC-tank VCO 38 3.2.2 Theoretical Analysis and Model Simulation 40 3.3 Simulation Results 43 3.4 Measurement Considerations and Results 47 3.4.1 Measurement Considerations 47 3.4.2 Measurement Results 48 3.5 Comparisons and Summary 52 Chapter 4 Design of the 24 GHz PLL Using Divide-by-5 Prescaler for Multi-band Applications, Including the MedRadio, ISM, and Collision-avoidance Radar Bands 55 4.1 Introduction of the 24 GHz Multi-band PLL 55 4.2 Linear Model Analysis of PLL 57 4.2.1 Analysis Equations of the Input Signal to the PLL System 58 4.2.2 Analysis Equations of LPF to the PLL System 59 4.2.3 Analysis Equations of VCO to the PLL System 59 4.3 Building Blocks of the 24 GHz Multi-band PLL 60 4.3.1 VCO 60 4.3.2 Differentially Direct Injection-locked Divide-by-5 Frequency Divider 63 4.3.3 Current Mode Logic (CML) Divide-by-2 Divider 72 4.3.4 True Single Phase Clock (TSPC) Divide-by-3 Divider 73 4.3.5 Phase and Frequency Detector (PFD) 74 4.3.6 Charge Pump (CP) 75 4.3.7 Low-pass Filter (LPF) 77 4.4 Simulation Results and Measurement Considerations 83 4.4.1 Pre-layout Simulation Results 83 4.4.2 Post-layout Simulation Results 87 4.4.3 Simulation Result Comparisons 97 4.4.4 Measurement Considerations 99 4.5 Comparisons and Summary 101 4.5.1 Literature Comparisons 101 4.5.2 Summary 101 Chapter 5 A 24 GHz PLL Design Using A High-division-ratio of Divide-by-7 ILFD for Wide Frequency Locking Range 103 5.1 Introduction of the Architecture of the 24 GHz PLL System and this Chapter 103 5.2 Comparisons of LC-tank-oscillator-based and Ring-oscillator-based ILFD 104 5.3 Building Blocks of 24 GHz PLL 107 5.4 Simulation Results and Measurement Considerations 112 5.4.1 Simulation Results 112 5.4.2 Measurement Considerations 121 5.5 Comparisons and Summary 123 5.5.1 Comparisons of PLLs Near 24 GHz 123 5.5.2 Summary 124 Chapter 6 Conclusions and Future Prospects 127 6.1 Conclusions 127 6.1.1 Design of VCO in 402 MHz MedRadio and 2.4 GHz ISM Band Applications 127 6.1.2 Design of Multi-band 24 GHz PLL Using a Divide-by-5 Prescaler 128 6.1.3 Design of 24 GHz Using a Divide-by-7 Prescaler 129 6.2 Future Prospects 130 6.2.1 Optimization of 402 MHz MedRadio Band VCO and 2.4 GHz ISM Band VCO 130 6.2.2 Optimization of Multi-band Application 24 GHz PLL Using a Divide-by-5 Prescaler 131 6.2.3 Optimization of 24 GHz PLL Using a Divide-by-7 Prescaler 131 Reference 133

    [1] D. M. Pozar, Microwave and RF design wireless systems: John Wiley, New York, 2001.
    [2] A. Rofougaran, G. Chang, J. J. Rael, J. Y. C. Chang, M. Rofougaran, P. J. Chang, M. Djafari, M. K. Ku, E. W. Roth, A. A. Abidi, and H. Samueli, "A Single-chip 900-MHz Spread-spectrum Wireless Transceiver in 1-μm CMOS. I. Architecture and Transmitter Design," Solid-State Circuits, IEEE Journal of, vol. 33, pp. 515-534, 1998.
    [3] B. Razavi, RF microelectronics, 2nd ed.: Prentice Hall, Upper Saddle River, NJ, 2012.
    [4] A. Rofougaran, G. Chang, J. J. Rael, J. Y. C. Chang, M. Rofougaran, P. J. Chang, M. Djafari, J. Min, E. W. Roth, A. A. Abidi, and H. Samueli, "A Single-chip 900-MHz Spread-spectrum Wireless Transceiver in 1-μm CMOS. II. Receiver Design," Solid-State Circuits, IEEE Journal of, vol. 33, pp. 535-547, 1998.
    [5] Available: http://www.delphiconsulting.com/FCC-06-103A1.pdf
    [6] The Introduction of Wireless Communications. Available: http://www.lib.ncu.edu.tw/94www/cintro/wireintro.htm
    [7] "UWB Applications in ETSI," 2006.
    [8] Y.-T. Chen, "Design of 24-GHz CMOS VCO and 24-/60-GHz Frequency Divider," Master, Institute of Computer & Communication, National Cheng Kung University, Tainan City, 2009.
    [9] S.-I. Liu and C.-Y. Yang, Phase-Locked Loop: Tsang Hai Book Publishing Co., 2006.
    [10] C.-L. Lin, "The Low Power High Performance Phase-Locked Loop for the Multi-Standard/Multi-Mode Re-configurable Co-existence System," Master, Department of Electrical Engineering, National Cheng Kung University, Tainan City, 2011.
    [11] E. Hegazi, H. Sjoland, and A. Abidi, "A Filtering Technique to Lower Oscillator Phase Noise," presented at the Solid-State Circuits Conference, IEEE International, Digest of Technical Papers, ISSCC, 2001.
    [12] J. J. Rael and A. A. Abidi, "Physical Processes of Phase Noise in Differential LC Oscillators," presented at the Custom Integrated Circuits Conference, CICC, 2000.
    [13] H.-T. Lin, "Research on CMOS RF MEMS Switches and 2-GHz/5-GHz VCO RFICs for Wireless Communication Applications," Master, Department of Electrical Engineering, National Cheng Kung University, Tainan City, 2004.
    [14] Z.-R. Yu, "Design of RF Frequency Synthesizers for HDTV/ITV Wideband RF Tuner and 900 MHz/2.4 GHz Wireless Communication Applications," Master, Department of Electrical Engineering, National Cheng Kung University, Tainan City, 1997.
    [15] S.-H. Chen and C.-L. Yang, "Implantable Fractal Dental Antennas for Low Invasive Biomedical Devices," presented at the Antennas and Propagation Society International Symposium (APSURSI), Proceedings of the IEEE, 2010.
    [16] S.-H. Chen, "Wireless Low-invasive Implantable Systems for Physiological Signal Monitoring by Using ESL Design," Master, Department of Electrical Engineering, National Cheng Kung University, Tainan City, 2011.
    [17] W. S. T. Yan and H. C. Luong, "A 900-MHz CMOS Low-phase-noise Voltage-controlled Ring Oscillator," Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 48, pp. 216-221, 2001.
    [18] A. Hajimiri, S. Limotyrakis, and T. H. Lee, "Phase Noise in Multi-gigahertz CMOS Ring Oscillators," presented at the Custom Integrated Circuits Conference, Proceedings of the IEEE, 1998.
    [19] D. A. Badillo and S. Kiaei, "A Novel Low Phase Noise 1.8V 900MHz CMOS Voltage Controlled Ring Oscillator," presented at the Circuits and Systems, Proceedings of the 2003 International Symposium on, ISCAS., 2003.
    [20] M. Tiebout, "Low-power Low-phase-noise Differentially Tuned Quadrature VCO Design in Standard CMOS," Solid-State Circuits, IEEE Journal of, vol. 36, pp. 1018-1024, 2001.
    [21] P. I. Mak, S. P. U, and R. P. Martins, "Transceiver Architecture Selection: Review, State-of-the-art Survey and Case Study," Circuits and Systems Magazine, IEEE, vol. 7, pp. 6-25, 2007.
    [22] C. C. Boon, M. A. Do, K. S. Yeo, J. G. Ma, and X. L. Zhang, "RF CMOS Low-phase-noise LC Oscillator through Memory Reduction Tail Transistor," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 51, pp. 85-90, 2004.
    [23] E. A. M. Klumperink, S. L. J. Gierkink, A. P. van der Wel, and B. Nauta, "Reducing MOSFET 1/f Noise and Power Consumption by Switched Biasing," Solid-State Circuits, IEEE Journal of, vol. 35, pp. 994-1001, 2000.
    [24] A. M. ElSayed and M. I. Elmary, "Low-phase-noise LC Quadrature VCO Using Coupled Tank Resonators in a Ring Structure," Solid-State Circuits, IEEE Journal of, vol. 36, pp. 701-705, 2001.
    [25] C. M. Hung and K. K. O, "A Packaged 1.1-GHz CMOS VCO with Phase Noise of -126 dBc/Hz at a 600-kHz Offset," Solid-State Circuits, IEEE Journal of, vol. 35, pp. 100-103, 2000.
    [26] R. Dehghani and S. M. Atarodi, "Optimised Analytic Designed 2.5 GHz CMOS VCO," Electronics Letters, vol. 39, pp. 1160-1162, 2003.
    [27] S.-H. Li, "Dual-mode Divide-by-3/-5 Direct Injection-Locked Frequency Divider and 24 GHz PLL in a CMOS Process," Master, Department of Electrical Engineering, National Cheng Kung University, Tainan City, 2011.
    [28] L. Li, P. Reynaert, and M. Steyaert, "Design and Analysis of a 90 nm mm-Wave Oscillator Using Inductive-Division LC Tank," Solid-State Circuits, IEEE Journal of, vol. 44, pp. 1950-1958, 2009.
    [29] D. B. Leeson, "A Simple Model of Feedback Oscillator Noise Spectrum," Proceedings of the IEEE, vol. 54, pp. 329-330, 1966.
    [30] C. Cao, Y. Ding, and K. K. O, "A 50-GHz Phase-Locked Loop in 0.13-μm CMOS," Solid-State Circuits, IEEE Journal of, vol. 42, pp. 1649-1656, 2007.
    [31] H. R. Rategh and T. H. Lee, "Superharmonic Injection-locked Frequency Dividers," Solid-State Circuits, IEEE Journal of, vol. 34, pp. 813-821, 1999.
    [32] M. Tiebout, "A CMOS Direct Injection-locked Oscillator Topology as High-frequency Low-power Frequency Divider," Solid-State Circuits, IEEE Journal of, vol. 39, pp. 1170-1174, 2004.
    [33] H. Wu and A. Hajimiri, "A 19 GHz 0.5 mW 0.35 μm CMOS Frequency Divider with Shunt-peaking Locking-range Enhancement," presented at the Solid-State Circuits Conference, IEEE International, Digest of Technical Papers, ISSCC, 2001.
    [34] J.-C. Chien and L.-H. Lu, "40GHz Wide-Locking-Range Regenerative Frequency Divider and Low-Phase-Noise Balanced VCO in 0.18 μm CMOS," presented at the Solid-State Circuits Conference, IEEE International, Digest of Technical Papers, ISSCC, 2007.
    [35] H. Wu and Z. Lin, "A 16-to-18GHz 0.18-μm Epi-CMOS Divide-by-3 Injection-Locked Frequency Divider," presented at the Solid-State Circuits Conference, IEEE International, Digest of Technical Papers, ISSCC, 2006.
    [36] S.-L. Jang, C.-F. Lee, and W.-H. Yen, "A Divide-by-3 Injection Locked Frequency Divider with Single-Ended Input," Microwave and Wireless Components Letters, IEEE, vol. 18, pp. 142-144, 2008.
    [37] P. K. Tsai, T. H. Huang, and Y. H. Pang, "CMOS 40 GHz Divide-by-5 Injection-locked Frequency Divider," Electronics Letters, vol. 46, pp. 1003-1004, 2010.
    [38] C.-Y. Wu and C.-Y. Yu, "Design and Analysis of a Millimeter-Wave Direct Injection-Locked Frequency Divider With Large Frequency Locking Range," Microwave Theory and Techniques, IEEE Transactions on, vol. 55, pp. 1649-1658, 2007.
    [39] J. Jeong and Y. Kwon, "V-band High-order Harmonic Injection-locked Frequency-divider MMICs with Wide Bandwidth and Low-power Dissipation," Microwave Theory and Techniques, IEEE Transactions on, vol. 53, pp. 1891-1898, 2005.
    [40] J. Lee, "A 75-GHz PLL in 90-nm CMOS Technology," presented at the Solid-State Circuits Conference, IEEE International, Digest of Technical Papers, ISSCC, 2007.
    [41] S. Levantino, L. Romano, S. Pellerano, C. Samori, and A. L. Lacaita, "Phase Noise in Digital Frequency Dividers," Solid-State Circuits, IEEE Journal of, vol. 39, pp. 775-784, 2004.
    [42] U. Singh and M. M. Green, "High-frequency CML Clock Dividers in 0.13-μm CMOS Operating Up to 38 GHz," Solid-State Circuits, IEEE Journal of, vol. 40, pp. 1658-1661, 2005.
    [43] S. Cheng, H. Tong, S.-M. J., and A. I. Karsilayan, "A Fully Differential Low-Power Divide-by-8 Injection-Locked Frequency Divider Up to 18 GHz," Solid-State Circuits, IEEE Journal of, vol. 42, pp. 583-591, 2007.
    [44] W. Rhee, "Design of High-performance CMOS Charge Pumps in Phase-locked Loops," presented at the Circuits and Systems, Proceedings of the IEEE International Symposium on, ISCAS, 1999.
    [45] J.-S. Lee, M.-S. Keel, S.-I. Lim, and S. Kim, "Charge Pump with Perfect Current Matching Characteristics in Phase-locked Loops," Electronics Letters, vol. 36, pp. 1907-1908, 2000.
    [46] Z.-D. Huang, F.-W. Kuo, W.-C. Wang, and C.-Y. Wu, "A 1.5-V 3~10-GHz 0.18-μm CMOS Frequency Synthesizer for MB-OFDM UWB Applications," presented at the Microwave Symposium Digest, IEEE MTT-S International, 2008.
    [47] Y. Sun, L. Siek, and P. Song, "Design of a High Performance Charge Pump Circuit for Low Voltage Phase-locked Loops," presented at the Integrated Circuits, International Symposium on, ISIC, 2007.
    [48] M. Tiebout, C. Kienmayer, R. Thuringer, C. Sandner, H. D. Wohlmuth, M. Berry, and A. L. Scholtz, "17 GHz Transceiver Design in 0.13 μm CMOS," presented at the Radio Frequency integrated Circuits (RFIC) Symposium, Digest of Papers, IEEE, 2005.
    [49] J. Kim, J.-K. Kim, B.-J. Lee, N. Kim, D.-K. Jeong, and W. Kim, "A 20-GHz Phase-locked Loop for 40-gb/s Serializing Transmitter in 0.13-μm CMOS," Solid-State Circuits, IEEE Journal of, vol. 41, pp. 899-908, 2006.
    [50] M. Kossel, P. Buchmann, C. Menolfi, T. Morf, M. Schmatz, T. Toifl, and J. Weiss, "Low-jitter 10 GHz Multiphase PLL in 90 nm CMOS," Electronics Letters, vol. 41, pp. 1053-1054, 2005.
    [51] F. Brandonisio and M. P. Kennedy, "Comparison of Ring and LC Oscillator-based ILFDs in Terms of Phase Noise, Locking Range, Power Consumption and Quality Factor," presented at the Research in Microelectronics and Electronics, PRIME, 2009.
    [52] B. De Muer, M. Borremans, M. Steyaert, and G. Li Puma, "A 2-GHz Low-phase-noise Integrated LC-VCO Set with Flicker-noise Upconversion Minimization," Solid-State Circuits, IEEE Journal of, vol. 35, pp. 1034-1038, 2000.
    [53] N. Fong, J. O. Plouchart, N. Zamdmer, L. Duixian, L. Wagner, C. Plett, and G. Tarr, "A 1 V 3.8-5.7 GHz Differentially-tuned VCO in SOI CMOS," presented at the Radio Frequency Integrated Circuits (RFIC) Symposium, IEEE, 2002.
    [54] R. Aparicio and A. Hajimiri, "A Noise-shifting Differential Colpitts VCO," Solid-State Circuits, IEEE Journal of, vol. 37, pp. 1728-1736, 2002.
    [55] X. Yi, C. C. Boon, M. A. Do, K. S. Yeo, and W. M. Lim, "Design of Ring-Oscillator-Based Injection-Locked Frequency Dividers With Single-Phase Inputs," Microwave and Wireless Components Letters, IEEE, vol. 21, pp. 559-561, 2011.
    [56] R. O., S. A., B. F., D. C., D. C., B. P., V. P., B. D., and U. P., "A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for Wireless HD Applications," presented at the Solid-State Circuits Conference Digest of Technical Papers (ISSCC), IEEE International, 2010.

    下載圖示
    2017-08-07公開
    QR CODE