本論文設計應用於 IEEE 802.11a/ac WLAN 5 GHz 頻段之射頻接收機前端電路，包含 5.5 GHz 電流再利用低雜訊放大器及 5.5 GHz 主動式吉伯特降頻混頻器，皆採用 TSMC 0.18-μm CMOS 製程實現。
低雜訊放大器採用電流再利用架構，結合共源級放大器及源極退化電感技術，在降低功率消耗的同時兼顧輸入匹配、高增益及低雜訊特性。混頻器則採用雙平衡式吉伯特架構，並結合 GM/ID 設計方法與負載線分析進行電晶體尺寸及偏壓最佳化，以提升設計效率與電路性能。此外，於轉導級導入多閘極電晶體線性化技術，以改善非線性失真；並結合靜態電流注入技術。
本研究之晶片皆採用 On-Wafer 方式進行量測，並與模擬結果比較分析。量測結果顯示，低雜訊放大器於 5.5 GHz 具有 14.61 dB 增益、3.58 dB 雜訊指數及 -12.48 dBm 之 IIP3，功率消耗為 5.94 mW；混頻器於 LO 功率 0 dBm 時具有 9.21 dB 轉換增益、8.95 dB 雜訊指數、-3.83 dBm 之 IIP3 及 -12.69 dBm 之 P1dB，功率消耗約 10.26 mW。

This thesis presents the design of a 5.5-GHz RF receiver front-end for IEEE 802.11a/ac WLAN applications, including a 5.5-GHz current-reuse low-noise amplifier and a 5.5-GHz active down-conversion Gilbert mixer, both implemented using the TSMC 0.18-μm CMOS process.
The proposed low-noise amplifier employs a current-reuse architecture combined with a common-source topology and inductive source degeneration to achieve low power consumption while maintaining good input matching, high power gain, and low noise performance. The proposed mixer adopts a double-balanced Gilbert-cell architecture. To improve the circuit performance and design efficiency, the GM/ID design methodology together with load-line analysis is utilized to optimize the transistor dimensions and bias conditions. Furthermore, a Multiple-Gated Transistor (MGTR) linearization technique is incorporated into the transconductance stage to improve linearity, while a static current bleeding technique is employed.
The fabricated chips were characterized using on-wafer measurements, and the measured results were compared with the post-layout simulations. The measured results of the LNA demonstrate a power gain of 14.61 dB, a noise figure of 3.58 dB, an input third-order intercept point of −12.48 dBm, and a power consumption of 5.94 mW at 5.5 GHz. For the proposed mixer, a maximum conversion gain of 9.21 dB is achieved with an LO input power of 0 dBm, together with a noise figure of 8.95 dB, an IIP3 of −3.83 dBm, a 1-dB compression point (P1dB) of −12.69 dBm, and a power consumption of 10.26 mW.

[1] A. S. George and A. S. George, "A Review of Wi-Fi 6 : The Revolution of 6th Generation Wi-Fi Technology," Research Inventy: International Journal of Engineering and Science, vol. 10, no. 9, pp. 56–65, 10/02 2020, doi: 10.5281/zenodo.7024625.
[2] A. S. George, A. S. George, and D. Baskar, "Wi-Fi 7: The Next Frontier in Wireless Connectivity," Partners Universal International Innovation Journal (PUIIJ), vol. 1, no. 4, pp. 133–145, 08/25 2023, doi: 10.5281/zenodo.8266217.
[3] R. Du et al., "An Overview on IEEE 802.11bf: WLAN Sensing," IEEE Communications Surveys & Tutorials, vol. 27, no. 1, pp. 184–217, 2025, doi: 10.1109/COMST.2024.3408899.
[4] H. Zhang, X. Fan, and E. S. Sinencio, "A Low-Power, Linearized, Ultra-Wideband LNA Design Technique," IEEE Journal of Solid-State Circuits, vol. 44, no. 2, pp. 320–330, 2009, doi: 10.1109/JSSC.2008.2011033.
[5] S. Asgaran, M. J. Deen, and C. H. Chen, "Design of the Input Matching Network of RF CMOS LNAs for Low-Power Operation," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54, no. 3, pp. 544–554, 2007, doi: 10.1109/TCSI.2006.887622.
[6] M. Khurram and S. M. R. Hasan, "A 3–5 GHz Current-Reuse gm-Boosted CG LNA for Ultrawideband in 130 nm CMOS," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 3, pp. 400–409, 2012, doi: 10.1109/TVLSI.2011.2106229.
[7] A. Bozorg and R. B. Staszewski, "A 0.02–4.5-GHz LN(T)A in 28-nm CMOS for 5G Exploiting Noise Reduction and Current Reuse," IEEE Journal of Solid-State Circuits, vol. 56, no. 2, pp. 404–415, 2021, doi: 10.1109/JSSC.2020.3018680.
[8] J. Yan et al., "A 0.2-3 GHz Inductor-Less LNA Using Noise-Canceling and Dual-Resistor Feedback Technique," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 72, no. 3, pp. 469–473, 2025, doi: 10.1109/TCSII.2025.3531994.
[9] D. Kim and D. Im, "A 2.4 GHz Reconfigurable Cascode/Folded-Cascode Inductive Source Degenerated LNA With Enhanced OP1dB and OIP3 Over Gain Reduction," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 6, pp. 1831–1835, 2023, doi: 10.1109/TCSII.2023.3234308.
[10] F. Behbahani, Y. Kishigami, J. Leete, and A. A. Abidi, "CMOS mixers and polyphase filters for large image rejection," IEEE Journal of Solid-State Circuits, vol. 36, no. 6, pp. 873–887, 2001, doi: 10.1109/4.924850.
[11] F. Keng Leong and R. G. Meyer, "Monolithic RF active mixer design," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, no. 3, pp. 231–239, 1999, doi: 10.1109/82.754857.
[12] "A JSSC classic paper: The Gilbert cell, the linear mixer with gain, in CMOS or bipolar," IEEE Solid-State Circuits Society Newsletter, vol. 8, no. 1, pp. 6–6, 2003, doi: 10.1109/N-SSC.2003.6499939.
[13] C. J. Lee and C. S. Park, "A D-Band Gain-Boosted Current Bleeding Down-Conversion Mixer in 65 nm CMOS for Chip-to-Chip Communication," IEEE Microwave and Wireless Components Letters, vol. 26, no. 2, pp. 143–145, 2016, doi: 10.1109/LMWC.2016.2517132.
[14] A. Jha, J. Zheng, C. Masse, P. Hurwitz, and S. Chaudhry, "A 5.4GHz 0.65dB NF 6dBm IIP3 MGTR LNA in 130nm SOI CMOS," in 2021 IEEE 20th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 17–20 Jan. 2021, pp. 19–21, doi: 10.1109/SiRF51851.2021.9383421.
[15] A. Rajaiyan and M. Saberi, "A Highly-Linear Wideband Differential Low-Noise Amplifier Using Derivative Superposition Technique," in 2022 30th International Conference on Electrical Engineering (ICEE), 17–19 May 2022, pp. 480–484, doi: 10.1109/ICEE55646.2022.9827159.
[16] C. C. Lin and J. R. Yang, "A high linearity mixer using enhanced derivative superposition method for application in LTE small cell basestation," in 2014 International Conference on Information Science, Electronics and Electrical Engineering, 26–28 April 2014, vol. 1, pp. 665–668, doi: 10.1109/InfoSEEE.2014.6948198.
[17] T. Forbes, W. G. Ho, and R. Gharpurey, "Design and Analysis of Harmonic Rejection Mixers With Programmable LO Frequency," IEEE Journal of Solid-State Circuits, vol. 48, no. 10, pp. 2363–2374, 2013, doi: 10.1109/JSSC.2013.2275652.
[18] S. Weinreich and B. Murmann, "A 0.6–1.8-mW 3.4-dB NF Mixer-First Receiver With an N-Path Harmonic-Rejection Transformer-Mixer," IEEE Journal of Solid-State Circuits, vol. 58, no. 6, pp. 1508–1518, 2023, doi: 10.1109/JSSC.2022.3214226.
[19] P. Jyoti, S. Sangeeta, and K. Bambam, "Low Noise Amplifiers," in RF Circuits for 5G Applications: Designing with mmWave Circuitry: Wiley, 2023, pp. 73–105.
[20] H. Peter and R. Matthias, "Noise of Linear Two Ports," in A Guide to Noise in Microwave Circuits: Devices, Circuits and Measurement: IEEE, 2022, pp. 101–108.
[21] M. L. Edwards and J. H. Sinsky, "A new criterion for linear 2-port stability using a single geometrically derived parameter," IEEE Transactions on Microwave Theory and Techniques, vol. 40, no. 12, pp. 2303–2311, 1992, doi: 10.1109/22.179894.
[22] C. Choong-Yul and L. Sang-Gug, "A 5.2GHz LNA in 0.35 µm CMOS utilizing inter-stage series resonance and optimizing the substrate resistance," in Proceedings of the 28th European Solid-State Circuits Conference, 24–26 Sept. 2002, pp. 339–342.
[23] F. Lin, P. I. Mak, and R. P. Martins, "A sine-LO square-law harmonic-rejection mixer—theory, implementation, and application," IEEE Transactions on Microwave Theory and Techniques, vol. 62, no. 2, pp. 313–322, 2014, doi: 10.1109/TMTT.2013.2294865.
[24] A. M. Pavio and R. H. Halladay, "A distributed double-balanced dual-gate FET mixer," in 10th Annual IEEE (GaAs IC) Symposium, Gallium Arsenide Integrated Circuit. Technical Digest 1988., 6–9 Nov. 1988, pp. 177–180, doi: 10.1109/GAAS.1988.11052.
[25] B. Xie, X. Huang, H. Wei, Z. Ju, and X. Wu, "Research on Operational Amplifier Design Based on GMID," in 2024 4th International Conference on Electronic Information Engineering and Computer (EIECT), 15–17 Nov. 2024, pp. 194–198, doi: 10.1109/EIECT64462.2024.10866402.
[26] G. Piccinni, G. Avitabile, G. Coviello, and C. Talarico, "Gilbert cell mixer design based on a novel systematic approach for nanoscale technologies," in 2017 IEEE 18th Wireless and Microwave Technology Conference (WAMICON), 24–25 April 2017, pp. 1–4, doi: 10.1109/WAMICON.2017.7930249.
[27] A. Vaghela and H. Koringa, "Advances in active down-conversion mixer linearity techniques: a comprehensive review," Discover Electronics, vol. 1, 05/30 2024, doi: 10.1007/s44291-024-00004-3.
[28] X. Jiang et al., "A 1.8 dB Noise Figure 5.3–7.4 GHz BW−3dB CMOS LNA for 802.11ax Applications," in 2024 IEEE Wireless and Microwave Technology Conference (WAMICON), 15–16 April 2024, pp. 1–4, doi: 10.1109/WAMICON60123.2024.10522857.
[29] J. T. Lim et al., "Bulk CMOS Low Noise Amplifier With Two Stage HPF Noise Matching Structure," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 6, pp. 1866–1870, 2023, doi: 10.1109/TCSII.2022.3233537.
[30] J. Jang, H. Kim, G. Lee, and T. W. Kim, "Two-Stage Compact Wideband Flat Gain Low-Noise Amplifier Using High-Frequency Feedforward Active Inductor," IEEE Transactions on Microwave Theory and Techniques, vol. 67, no. 12, pp. 4803–4811, 2019, doi: 10.1109/TMTT.2019.2947483.
[31] R. Maithani and V. Issakov, "A Modified Gilbert-Cell Down-Conversion Mixer in 0.13 μm SiGe BiCMOS," in 2026 17th German Microwave Conference (GeMiC), 9–11 March 2026, pp. 445–448, doi: 10.1109/GeMiC71240.2026.11516428.
[32] S. Lin, B. Su, S. Chen, Y. Wu, and G. Huang, "A CMOS down-conversion mixer for microwave radar application," Journal of Physics: Conference Series, vol. 2370, no. 1, p. 012002, 2022/11/01, doi: 10.1088/1742-6596/2370/1/012002.
[33] C. He, C. Li, and W. Ma, "A Double-balance Active Mixer with Carrier Leakage Calibration Circuit in 65-nm CMOS Technology," in 2023 2nd International Joint Conference on Information and Communication Engineering (JCICE), 12–14 May 2023, pp. 90–94, doi: 10.1109/JCICE59059.2023.00027.
[34] S. Bourdel, S. Subias, M. K. Bouchoucha, M. J. Barragan, A. Cathelin, and C. Galup, "A gm/ID Design Methodology for 28 nm FD-SOI CMOS Resistive Feedback LNAs," in 2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), 28 Nov.–1 Dec. 2021, pp. 1–4, doi: 10.1109/ICECS53924.2021.9665492.
[35] S. Sattar and T. Z. A. Zulkifli, "A 2.4/5.2-GHz Concurrent Dual-Band CMOS Low Noise Amplifier," IEEE Access, vol. 5, pp. 21148–21156, 2017, doi: 10.1109/ACCESS.2017.2756985.
[36] X. Yan, L. Yang, H. Zhang, J. Zhang, and F. Lin, "A 1.0–7.0 GHz inductorless RF mixer with multiple feedback and active load in 40-nm CMOS," in 2017 IEEE 12th International Conference on ASIC (ASICON), 25–28 Oct. 2017, pp. 187–190, doi: 10.1109/ASICON.2017.8252443.
[37] M. R. Nikbakhsh, A. Jannesari, E. Abiri, and S. Salem, "A Double Balanced Mixer with Folded Structure and Variable-Conversion gain in 65nm CMOS," in 2020 28th Iranian Conference on Electrical Engineering (ICEE), 4–6 Aug. 2020, pp. 1–5, doi: 10.1109/ICEE50131.2020.9260743.
[38] D. Shen and Z. Li, "A 2.4 GHz low power folded down-conversion quadrature mixer in 0.18-μm CMOS," in 2011 International Conference on Wireless Communications and Signal Processing (WCSP), 9–11 Nov. 2011, pp. 1–4, doi: 10.1109/WCSP.2011.6096730.