擺置原型在現代擺置佈局中變得更加重要，因為它負責了模塊和標準邏輯閘的分佈，其結果極大地影響了所生成佈局的品質。先前的大多數研究都關注於線長和可繞度的優化，但並未考慮資料流的限制，這是實體設計電路中的重要關鍵。過去的研究表明，如果可以很好地規劃以資料路徑為導向的元件的相對位置，則所設計的電路品質會更好。因此，本篇論文的研究提出了一種考慮了資料流限制的模塊擺置原型算法，能適用於混合尺寸電路。為了引導以資料路徑為導向的元件正確的方向，本篇論文將資料流的限制整合到數學分析公式中，以便這些元件根據資料流的限制，從而保持更好的相對順序，使得這些元件在後續的階段中更容易地合法化。由實驗結果表明，本篇論文的方法可以進一步改善線長和可繞度。

Placement prototyping becomes more important in the modern placement because it is responsible for the distribution of macros and standard cells, where the result greatly affects the quality of the resulting placement. Most previous researches take attention to the optimization of wirelength and routability but they do not consider the dataflow constraint, which is an important key in a design circuit. Studies have shown that the quality of a design circuit can be much better if the relative position of datapath-oriented objects can be well planned. Therefore, this paper proposes a macro placement prototyping algorithm for mixed-size circuits which can consider dataflow constraints. To guide datapath-oriented objects to correct directions, dataflow constraints are integrated into the analytical formulation so that these objects maintain a better order according to the constraint, which makes these objects be legalized easily in the later stage. The experimental results demonstrate that the wirelength and routability by our methodology can be further improved.

[1] C. Alpert, A. Kahng, G.-J. Nam, S. Reda, and P. Villarrubia, “A semi-persistent clustering technique for VLSI circuit placement,” in Proc. of ACM International Symposium on Physical Design (ISPD), pp. 200–207, 2005.
[2] T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang, “NTUplace3: An analytical placer for large-scale mixed-size designs with pre-placed blocks and density constraints,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 27, no. 7, pp. 1228–1240, July 2008.
[3] T.-C. Chen, P.-H. Yuh, Y.-W. Chang, F.-J. Huang, and T.-Y. Liu, “MP-trees: A packing-based macro placement algorithm for modern mixed-size designs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 27, no. 9, pp. 1621–1634, September 2008.
[4] Y.-L. Chuang, G.-J. Nam, C. J. Alpert, Y.-W. Chang, J. Roy, and N. Viswanathan, “Design-hierarchy aware mixed-size placement for routability optimization,” in Proc. of IEEE/ACM International Conference on Computer Aided Design (ICCAD), San Jose, CA, USA, pp. 663–668, 2010.
[5] S. Chou, M.-K. Hsu, and Y.-W. Chang, “Structure-Aware Placement for Datapath-Intensive Circuit Designs,” in Proc. of ACM/IEEE Design Automation Conference (DAC), July 2012.
[6] Y.-F. Chen, C.-C. Huang, C.-H. Chiou, Y.-W. Chang, and C.-J. Wang, “Routability-driven blockage-aware macro placement,” in Proc. of ACM/IEEE Design Automation Conference (DAC), pp. 1–6, 2014.
[7] M.-K. Hsu and Y.-W. Chang, “Unified analytical global placement for large-scale mixed-size circuit designs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 31, no. 9, pp. 1366–1378, September 2012.
[8] M.-K. Hsu, Y.-F. Chen, C.-C. Huang, S. Chou, T.-H. Lin, T.-C. Chen, and Y.-W. Chang, “NTUplace4h: A novel routability-driven placement algorithm for hierarchical mixed-size circuit designs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 33, no. 12, pp. 1914–1927, 2014.
[9] C. C. Huang, B.-Q. Lin, H.-Y. Lee, Y.-W. Chang, K. S. Wu, and J.-Z. Yang, “Graph-based logic bit slicing for datapath-aware placement,” in Proc. of ACM/IEEE Design Automation Conference (DAC), June 2017.
[10] G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar, “Multilevel hypergraph partitioning: applications in VLSI domain,” IEEE Transactions on Very Large Scale Integration Systems (TVLSI), vol. 7, no. 1, pp. 69–79, March 1999.
[11] G. Karypis and V. Kumar, “Multilevel k-way hypergraph partitioning,” in Proc. of ACM/IEEE Design Automation Conference (DAC), pp. 343–348, June 1999.
[12] A.B. Kahng and Q. Wang, “Implementation and extensibility of an analytic placer,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 24, no. 5, pp. 734–747, May 2005.
[13] A. B. Kahng and Q. Wang, “A faster implementation of APlace,” in Proc. of ACM International Symposium on Physical Design (ISPD), San Jose, California, USA, pp. 218–220, April 2006.
[14] M.-C. Kim and I. Markov, ComPLx: A competitive primal-dual Lagrange optimization for global placement,' in Proc. of ACM/IEEE Design Automation Conference (DAC), pp. 747–752, June 2012.
[15] T. Lin, C. Chu, J. R. Shinnerl, I. Bustany, and I. Nedelchev, “POLAR: Placement based on novel rough legalization and refinement,” in Proc. of IEEE/ACM International Conference on Computer Aided Design (ICCAD), pp. 357–362, November 2013.
[16] J. Lu, P. Chen, C.-C. Chang, L. Sha, Dennis J.-H. Huang, C.-C. Teng, C.-K. Cheng, “FFTPL: An analytic placement algorithm using fast Fourier transform for density equalization,” in Proc. of IEEE International Conference on ASIC (ASICON), pp. 1–4, October 2013.
[17] J. Lu, H. Zhuang, P. Chen, H. Chang, C.-C. Chang, Y.-C. Wong, L. Sha, Dennis Huang, Y. Luo, C.-C. Teng, and C.-K. Cheng, “ePlace-MS: Electrostatics-Based Placement for Mixed-Size Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 34, no. 5, pp. 685–698, May 2015.
[18] J.-M. Lin, Y.-L. Deng, S.-T. Li, B.-H. Yu, L.-Y. Chang, and T.-W. Peng, “Regularity-aware routability-driven macro placement methodology for mixed-size circuits with obstacles,” IEEE Transactions on Very Large Scale Integration Systems (TVLSI), pp. 57-68, October 2018.
[19] J.-M. Lin, S.-T. Li and Y.-T. Wang, “Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros,” in Proc. of ACM/IEEE Design Automation Conference (DAC), June 2019.
[20] J.-M. Lin, Y.-L. Deng, Y.-C. Yang, J.-J. Chen, and Y.-C. Chen, “A Novel Macro Placement Approach based on Simulated Evolution Algorithm,” in Proc. of IEEE/ACM International Conference on Computer Aided Design (ICCAD), November 2019.
[21] W. C. Naylor, R. Donelly, and L. Sha, “Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer,” U.S. Patent 6 301 693 B1, December 16, 1998.
[22] N. Viswanathan, M. Pan, and C. Chu, “FastPlace3.0: A fast multilevel quadratic placement algorithm with placement congestion control,” in Proc. of Asia and South Pacific Design Automation Conference (ASPDAC), pp. 135–140, January 2007.
[23] A. Vidal-Obiols, J. Cortadella, J. Petit, M. Galceran-Oms, F. Martorell, “RTL-Aware Dataflow-Driven Macro Placement,” in Proc. of IEEE/ACM Design Automation and Test in Europe Conference (DATE), March 2019.
[24] S. I. Ward, M.-C. Kim, N. Viswanathan, Z. Li, C. J. Alpert, E. E. Swartzlander, and D. Z. Pan, “Structure-Aware Placement Techniques for Designs With Datapaths,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 32, no. 2, pp. 228–241, February 2013.
[25] Himax Technologies, Inc. About Himax. Accessed: November 23, 2020. [Online]. Available: https://www.himax.com.tw/company/about-himax/
[26] Synopsys, Inc. IC Compiler. Accessed: November 25, 2020. [Online]. Available: https://www.synopsys.com/implementation-andsignoff/physical-implementation/ic-compiler.html