簡易檢索 / 詳目顯示

研究生: 胡志寬
Hu, Chih-Kuan
論文名稱: 運動命令規劃之智慧技術元件設計與實現
Design and Implementation of Intellectual Properties on Motion Command Planning
指導教授: 鄭銘揚
Cheng, Ming-Yang
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年: 2006
畢業學年度: 94
語文別: 中文
論文頁數: 75
中文關鍵詞: 加減速脈波命令輸出曲線產生
外文關鍵詞: FPGA, NURBS, DDA, ACC/DEC
相關次數: 點閱:104下載:6
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  •   現今運動控制IC的開發可分為兩大方向,分別為整合型運動控制IC與專用型運動控制IC,不論那一類型,在開發過程中皆可劃分為不同任務類型的區塊,這些區塊可將其設計成智慧技術元件(Intellectual Properties;IP)。本論文之主要目的即為發展運動控制系統中關於運動命令規劃的各式IP,並提供相關開發經驗給運動控制IC設計者,使其能快速的整合各類IP以縮短開發時程,完成所需不同功能之運動控制IC。
      在運動命令規劃方面,加減速規劃、脈波命令輸出與NURBS曲線的產生皆為重要課題,於本論文中,將分別探討這三種任務類型區塊於運動命令規劃IP的設計與實現。首先,對於加減速規劃方面,採用數位迴旋積分方式實現具有梯型與S Curve兩種加減速規劃的IP,相較於傳統多項式加減速規劃,本論文中所採用的方法具有容易規劃、零誤差的優點。對於脈波命令輸出方面,採用數位差分法(Digital Difference Analyzer;DDA)實現具有均勻脈波命令輸出的IP,相較於傳統DDA脈波命令架構,本論文中修改之DDA脈波命令架構具有可變週期的優點。此外NURBS (Non-Uniform Rational B-Spline)參數式曲線,本論文採用去零化簡運算之技巧予以實現,可大幅化簡運算的次數。相較於傳統樹狀結構運算法,本論文中所採用的方法具有高效能、省空間的優點。
      基於開發測試的便利性與成本的考量下,本論文以現場可規劃閘陣列(Field Programmable Gate Array;FPGA)作為發展之平台,並以硬體描述語言(VHSIC Hardware Description Language;VHDL)的方式實現所設計之運動命令規劃IP。

      The motion control ICs can be divided into two categories-integrated and specific. Both types of ICs consist of several sub blocks. These sub blocks can be designed into Intellectual Properties (IP). The aim of this thesis is to develop different kinds of IP for motion planning. It is expected that, through this thesis, the development experience can be shared with the motion control designers so that the time duration for developing different motion control ICs can be shortened by integrating different kinds of IP more quickly.
      It is known that acceleration/deceleration motion planning, pulse command generation, and generation of NURBS curves are all important subjects in motion planning. The design and implementation of IP for these subjects will be addressed in this thesis. First of all, the digital convolution technique is exploited to develop IP for trapezoid and S curve Acceleration/ Deceleration motion planning. Compared with the conventional polynomial type methods, the proposed approach has advantages such as easy formulation and error free. For pulse command generation, the Digital Difference Analyzers (DDA) is used to implement the IP that can output the pulse commands smoothly. Compared with the conventional methods, the advantage of the proposed approach is that the sampling period of DDA is adjustable. In addition, a more efficient way to implement the NURBS (Non-Uniform Rational B-spline) parametric curve is employed to reduce the number of computation. Therefore, the proposed approach has advantages such as high efficiency and space saving compared with the commonly used tree structure-based approach.
      In this thesis, considering the issues such as convenience and cost for developing IP, the Field Programmable Gate Array (FPGA) is adopted as a platform for development. In addition, the developed IP for motion planning is implemented using the VHSIC Hardware Description Language (VHDL).

    中文摘要 ……………………………………………………………………III 英文摘要 ……………………………………………………………………V 致謝 …………………………………………………………………………VII 目錄 …………………………………………………………………………VIII 表目錄 ………………………………………………………………………XI 圖目錄 ………………………………………………………………………XII 第一章 緒論………………………………………………………………1 1-1 研究動機與目的…………………………………………………1 1-2 文獻回顧…………………………………………………………3 1-3 本文架構…………………………………………………………5 第二章 FPGA簡介與IP設計流程…………………………………………7 2-1 數位電路設計……………………………………………………7 2-2 FPGA簡介…………………………………………………………9 2-3 IP的設計流程……………………………………………………10 2-4 VHDL硬體描述語言………………………………………………12 2-5 小結………………………………………………………………12 第三章 加減速規劃IP……………………………………………………13 3-1 加減速規劃架構…………………………………………………13 3-2 多項式之加減速規劃……………………………………………14 3-2-1 梯型加減速規劃…………………………………………………14 3-2-2 S Curve加減速規劃 ……………………………………………16 3-3 數位迴旋積分之加減速規劃……………………………………17 3-3-1 梯型加減速規劃…………………………………………………18 3-3-2 S Curve加減速規劃 ……………………………………………19 3-3-3 定點數數位迴旋積分加減速規畫………………………………20 3-3-4 定點數之數位回旋積分餘數補償機制…………………………25 3-3-4-1 數位迴旋積分之前的餘數補償…………………………………25 3-3-4-2 數位迴旋積分過程中的餘數補償………………………………26 3-4 架構設計…………………………………………………………28 3-5 小結………………………………………………………………29 第四章 脈波命令輸出IP…………………………………………………30 4-1 脈波命令與伺服驅動器…………………………………………31 4-2 DDA脈波命令功能 ………………………………………………33 4-3 DDA脈波命令演算法 ……………………………………………34 4-4 DDA脈波命令架構改良 …………………………………………36 4-5 小結………………………………………………………………38 第五章 NURBS曲線產生IP ………………………………………………39 5-1 NURBS參數式曲線簡介 …………………………………………39 5-2 NURBS參數式曲線模型 …………………………………………40 5-3 NURBS參數式曲線之樹狀結構運算 ……………………………43 5-4 NURBS參數式曲線運算化簡 ……………………………………44 5-5 樹狀結構與運算化簡之計算方法比較…………………………47 5-5-1 運算次數比較……………………………………………………47 5-5-2 記憶體空間比較…………………………………………………51 5-6 架構設計…………………………………………………………54 5-7 小結………………………………………………………………54 第六章 實驗設備介紹與實驗結果………………………………………56 6-1 軟硬體設備………………………………………………………56 6-2 實驗結果…………………………………………………………59 6-3 小結………………………………………………………………71 第七章 結論與建議………………………………………………………72 參考文獻 ……………………………………………………………………73

    [1] Stratix Device Handbook, Altera Co., San Jose, TX, 2006.
    [2] B.S.Hu, and J.Li, “The Fuzzy PID Gain Conditioner : Algorithm, Architecture and FPGA Implementation,” in Proceedings of 1996 IEEE International Conference on Industrial Technology, pp.621-624.
    [3] C.S.Chen, and A.C.Lee, “Design of acceleration/deceleration profiles in motion control based on digital FIR filters,” International Journal of Machine Tools & Manufacture, vol.38, No.7, July 1998, pp.799-825.
    [4] D.Carrica, M.A.Funes, and S.A.González, “Novel Stepper Motor Controller Based on FPGA Hardware Implementation,” IEEE/ASME Transactions on Mechatronics, vol.8, No.1, Mar. 2003, pp.120-124.
    [5] D.I.Kim, J.W.Jeon, and S.Kim, “Software acceleration/deceleration methods for industrial robots and CNC machining tools,” Mechatronics, vol.4, No.1, Feb. 1994, pp.37-53.
    [6] D.M.Tsay, and B.J.Lin, “Improving the Geometry design of Cylindrical Cams using Nonparametric Rational B-Splines,” Computer-Aided Design, vol.28, No.1, Jan. 1996, pp.5-15.
    [7] D.M.Tsay, and Jr.C.O.Huey, “Application of Rational B-Spline to the Synthesis of Cam-Follower Motion Programs,” ASME Journal of Mechanical Design, vol.115, No.3, 1993, pp.621-626.
    [8] H.T.Yau, M.T.Lin, Y.T.Chan, and K.C.Yuan, “Design and Implementation of Real-time NURBS Interpolator using a FPGA-Based Motion Controller,” in Proceedings of 2005 IEEE International Conference on Mechatronics, pp.56-61.
    [9] J.W.Jeon, “A Generalized Approach for the Acceleration and Deceleration of CNC Machine Tools,” in Proceedings of 1996 IEEE IECON 22nd International Conference on Industrial Electronics, Control, and Instrumentation, Taipei, Taiwan, pp.1283-1288.
    [10] J.W.Jeon, and Y.Y.Ha, “A Generalized Approach for the Acceleration and Deceleration of Industrial Robots and CNC Machine Tools,” IEEE Transactions on Industrial Electronics, vol.47, No.1, Feb. 2000, pp.133-139.
    [11] J.W.Jeon, and Y.K.Kim, “FPGA based acceleration and deceleration circuit for industrial robots and CNC machine tools,” International Journal of Machine Tools & Manufacture, vol.12, No.4, May 2002, pp.635-642.
    [12] K.Yoon, and S.S.Rao, “Cam Motion Synthesis Using Cubic Splines,” ASME Journal of Mechanical Design, vol.115, No.3, 1993, pp.441-446.
    [13] L.Piegl, “On NURBS : A Survey,” IEEE Transactions on Computer Graphics & Application, vol.11, No.1, Jan. 1991, pp.55-71.
    [14] L.Piegl, and Tiller.W, The NURBS Book. New York: Springer-Verlag, 1997, Ch.4.
    [15] L.Samet, N.Masmoudi, M.W.Kharrat, and L.Kamoum, “A Digital PID Controller for Real Time and Multi-Loop Control : a Comparative Study,” in Proceedings of 1998 IEEE International Conference on Electronics, Circuits and Systems, Lisboa, Portugal, pp.291-296.
    [16] M.Gopi, and S.Manohar, “A Unified Architecture for the Computation of B-Spline Curves and Surfaces,” IEEE Transactions on Parallel and Distributed Syatem, vol.8, No.12, Dec. 1997, pp.1275-1287.
    [17] M.G.Egan, J.M.Murphy, E.J.Heffeman, S.V.Lidbolm, and M.L.McGrath, “An ASIC-based PWM waveform generator for AC motor control applications,” in Proceedings of 1988 IEEE International Symposium on Circuits and Systems, Espoo, Finland, pp.1369-1372.
    [18] General-Purpose Interface MR-J2-□A Specifications and Installation Guide, MITSUBISHI Co., Tokyo, 2000.
    [19] M.Y.Cheng, M.C.Tsai, and J.C.Kuo, “Real-time NURBS command generators for CNC servo controllers,” International Journal of Machine Tools & Manufacture, vol.42, No.7, May 2002, pp.801-813.
    [20] MCX314As User’s manual, Ver. 1.5, 2006.Nova electronics Co., Available: http://www.novaelec. co.jp
    [21] Motion processor for microstepping motion control MC2400 series Data sheet, 1999, Performance Motion Devices Inc., Available: http://www.pmdcorp.com
    [22] T.C.Green, M.M.Moud, J.K.Goodfellow, and B.W.Williams, “Field- Programmable Gate-Arrays and Semi-Custom Designs for Sinusoidal and Current-Regulated PWM,” in Proceedings of 1992 IEE Colloquium on ASIC Technology for Power Electronics Equipment, pp.4/1-4/4.
    [23] Y.Koren, Computer Control of Manufacturing System. New York: McGraw-Hill, 1983, Ch.5.
    [24] 王有正,“FPGA為基礎之感應馬達強健控制器設計,”碩士論文,長庚大學電機工程研究所,2004。
    [25] 王淳,“以FPGA為基礎之精密位置控制IC,”碩士論文,國立中央大學機械工程研究所,2002。
    [26] 江修,“應用週期及密度可變之DDA架構改善脈波輸出性能,”工研院機械所自動控制技術專輯,2001,pp.133-146。
    [27] 李文猶,“估測式T型/S型曲線脈波產生器之實現,”2005年自動控制研討會論文集,pp.d-four-34 - d-four-39。
    [28] 呂思遠,“數位影碟機主軸馬達伺服控制系統之研究,”碩士論文,大葉大學自動化工程研究所,2003。
    [29] 何建曉,“IP產業概況,”交銀通訊,2002,pp.33-39。
    [30] 林灶生、劉紹漢,Verilog FPGA 晶片設計,全華科技圖書,2004。
    [31] 林德,“應用FPGA與人機介面設計之模糊PID控制器,”碩士論文,大葉大學電機工程研究所,2004。
    [32] 官宏霖,“感應馬達速度控制積體電路之研製,”碩士論文,國立台灣科技大學電機工程研究所,2003。
    [33] 邱乾致,“FPGA為基礎之感應馬達V/f控制及短路防止時間補償,” 碩士論文,長庚大學電機工程研究所,2003。
    [34] 施慶隆、李文猶,機電整合與運動控制:原理與單軸平台實例,高立圖書,1997。
    [35] 袁國欽,“FPGA-Based NURBS插補器之設計與實現,”碩士論文,國立中正大學機電光工程研究所,2003。
    [36] 徐禮弘,“使用FPGA晶片發展一個雕塑曲面設計,”碩士論文,國立中央大學電機工程研究所,2001。
    [37] 唐佩忠,VHDL與數位邏輯設計,高立圖書,1999。
    [38] 陳秋帆,“DDA高次插值器整合最佳化加減速曲線,”碩士論文,國立台北科技大學自動化科技研究所,2002。
    [39] 陳建鈞,“三度空間曲線之Bicubic DDA研究及FPGA實作,”碩士論文,國立交通大學機械工程研究所,2004。
    [40] 許皓鈞,“以FPGA為基礎的交流馬達空間向量脈寬調變IC之研製,”碩士論文,國立交通大學控制工程研究所,1995。
    [41] 許祿岳,“運動控制器之硬體電路設計,”碩士論文,國立台灣科技大學電機工程研究所,2002。
    [42] 張婷婷,“直流馬達之模糊控制晶片設計與實現,”碩士論文,中華技術學院電子工程研究所,2004。
    [43] 張煌欽,“以FPGA為基礎之模糊滑動模式控制器設計應用於感應馬達直接轉矩控制,”碩士論文,大同大學電機工程研究所,1999。
    [44] 曾紹顯,“以場效可規劃邏輯閘陣列為基礎之脈波寬度調變控制器的研製,”碩士論文,國立台北科技大學自動化科技研究所,2001。
    [45] 黃嘉正,“研發具多種速度曲線之雙軸運動控制卡,”碩士論文,國立台北科技大學自動化科技研究所,2001。
    [46] 詹耀德,“FPGA-Based PID 伺服控制器之設計與實現,”碩士論文,國立中正大學機電光工程研究所,2003。
    [47] 鄭光欽、黃孝祖,CPLD與VHDL設計實務,全威圖書,2001。
    [48] 鄭中緯、鄭銘揚、蔡明琪,“即時參數式插值器之設計與實現,”中國機械工程學會第18屆全國學術研討會論文集,2001,pp.267-272。
    [49] 劉承愚、賴文智,“SOC推波助瀾全球IP產業掀起合作風,”電子工業週刊,Oct. 2000。

    下載圖示 校內:2009-08-23公開
    校外:2009-08-23公開
    QR CODE