| 研究生: |
賴志維 Lai, Zhi-Wei |
|---|---|
| 論文名稱: |
在靜態隨機存取記憶體中使用不穩定位元去實現物理不可複製功能 The Use of Unstable Bits for Physical Unclonable Function on SRAM |
| 指導教授: |
李昆忠
Lee, Kuen-Jong |
| 學位類別: |
碩士 Master |
| 系所名稱: |
電機資訊學院 - 電機工程學系 Department of Electrical Engineering |
| 論文出版年: | 2020 |
| 畢業學年度: | 108 |
| 語文別: | 英文 |
| 論文頁數: | 36 |
| 中文關鍵詞: | 密鑰安全 、物理不可複製函數 、物理不可複製函數的可隆 、不穩定位元 、靜態隨機存取記憶體 |
| 外文關鍵詞: | Key security, PUF, PUF clone, unstable bit, SRAM |
| 相關次數: | 點閱:91 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
在現在的電子系統中物理不可複製功能(PUF)用於設備的身分驗證及密鑰生成。其中靜態隨機存取記憶體(SRAM)的PUF為受歡迎的一種,因為SRAM為大多數電子設備中的標準元件。以前的方法僅選擇SRAM中高度穩定的位元當作PUF位元,以達到高可靠性,因此需要相對較大面積的SRAM。此外由於只使用高度穩定位元,SRAM PUF可能會遭受到PUF複製攻擊。而該攻擊利用光子發射分析(PEA)觀察穩定位元的行為,並進行聚焦離子束電路編輯(FIBCE)複製出相同的物理響應。在本文中,我們提出了兩種方法,除了使用穩定位元之外,還使用不穩定位元作為PUF位元來增加SRAM位元的使用比率。我們還表明這兩種方法可以有效抵抗PUF複製攻擊。實驗結果顯示,即使我們提出的方法使用不穩定位元作為PUF位元,它們仍然可以實現高可靠性及高隨機性。方法一的內漢明距離平均2%,間漢明距離為49.33%; 方法二的內漢明距離平均0.21%,間漢明距離為49.5%。而且這兩種方法都適合現今IoT系統的機密防護。
Physical Unclonable Function (PUF) is recently used in modern electronic systems for device authentication and secret key generation. SRAM PUF is a popular memory-based PUF because SRAM is a standard component for most electronic devices. Previously only strongly stable SRAM bits are selected as PUF bits in order to achieve high reliability, hence requiring relatively large SRAM. Furthermore, SRAM PUF might suffer from PUF clone attack for using stable bits. Attackers may use Photon Emission Analysis (PEA) to observe the behavior of the stable bits and conducted Focused Ion Beam circuit edit (FIBCE) to produce an identical physical response. In this work, we propose two methods that employ unstable bits as PUF bits in addition to the stable bits to increase the SRAM bit usage rate. We also show that these two methods can efficiently resist the PUF clone attack. Experimental results show that even though our proposed methods use unstable bits as PUF bits, they can still achieve high reliability and high randomness. The first proposed method can reach an average 2% intra-HD under various conditions and an average inter-HD of 49.33%. The second proposed method can reach an average 0.21% intra-HD and 49.5% inter-HD. These two proposed methods can be suited for the recent IoT system for security use.
[1] Y. Gao, Y. Su, W. Yang, S. Chen, S. Nepal and D. C. Ranasinghe, "Building Secure SRAM PUF Key Generators on Resource Constrained Devices," in Proc. IEEE Int. Pervasive Computing and Communications Workshop, 2019, pp. 912-917.
[2] D. E. Holcomb, W. P. Burleson and K. Fu, "Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers," IEEE Trans. on Computers, vol. 58, no. 9, pp. 1198-1210, Sept. 2009.
[3] A. Maiti, J. Casarona, L. McHale and P. Schaumont, "A large scale characterization of RO-PUF," in Proc. IEEE Int. Symp. Hardware-Oriented Security and Trust, 2010, pp. 94-99.
[4] Y. Su, J. Holleman and B. P. Otis, "A Digital 1.6 pJ/bit Chip Identification Circuit Using Process Variations," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 69-77, Jan. 2008.
[5] S. S. Kumar, J. Guajardo, R. Maes, G. Schrijen and P. Tuyls, "Extended abstract: The butterfly PUF protecting IP on every FPGA," in Proc. IEEE Int. Workshop Hardware-Oriented Security and Trust, 2008, pp. 67-70.
[6] C. Herder, M. Yu, F. Koushanfar and S. Devadas, “Physical Unclonable Functions and Applications: A Tutorial,” Proceedings of IEEE, vol. 102, pp. 1126-1141, 2014.
[7] H. Handschuh, "Hardware-Anchored Security Based on SRAM PUFs, Part 1," in IEEE Security & Privacy, vol. 10, pp. 80-83, May-June 2012.
[8] S. K. Mathew, S. K. Satpathy, M. A. Anders, “A 0.19pJ/b PVT-variant-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS”, in Proc. IEEE Int. Solid-State Circuits Conf., 2014, pp. 278-279.
[9] S. Satpathy et al., “A 4-fJ/b Delay-Hardened Physically Unclonable Function Circuit With Selective Bit Destabilization in 14-nm Trigate CMOS,” IEEE J. Solid-State Circuits, vol. 52, pp. 940-949, April 2017.
[10] J. Jang and S. Ghosh, “Design and analysis of novel SRAM PUFs with embedded latch for robustness,” in Proc. IEEE Int. Symp. Quality Electronic Design, 2015, pp. 298-302.
[11] C. Zhou, S. Satapathy, Y. Lao et al., "Soft response generation and thresholding strategies for linear and feed-forward MUX PUFs", in Proc. ACM Int. Symp. Low Power Electronics and Design, 2016, pp.124-129.
[12] K. Xiao, M. T. Rahman, D. Forte, Y. Huang, M. Su and M. Tehranipoor, “Bit selection algorithm suitable for high-volume production of SRAM-PUF,” in Proc. IEEE Int. Symp. Hardware-Oriented Security and Trust, 2014, pp. 101-106.
[13] M. Liu, C. Zhou, Q. Tang, K. K. Parhi and C. H. Kim, “A data remanence based approach to generate 100% stable keys from an SRAM physical unclonable function,” in Proc. IEEE Int. Symp. Low Power Electronics and Design, 2017, pp. 1-6.
[14] U. Rührmair and J. Sölter, “PUF modeling attacks: An introduction and overview,” in Proc. 51st Design, Automation & Test in Europe Conference & Exhibition, 2014, pp. 1-6.
[15] S. Wei, J. B. Wendt, A. Nahapetian and M. Potkonjak, “Reverse engineering and prevention techniques for physical unclonable functions using side channels,” in Proc. 51st ACM/EDAC/IEEE Design Automation Conf., 2014, pp. 1-6.
[16] C. Helfmeier, C. Boit, D. Nedospasov and J. Seifert, “Cloning Physically Unclonable Functions,” in Proc. IEEE Int. Symp. Hardware-Oriented Security and Trust, 2013, pp. 1-6.
[17] A. Maiti and P. Schaumont, “The Impact of Aging on a Physical Unclonable Function,” IEEE Trans. VLSI Systems, vol. 22, no. 9, pp. 1854-1864, Sept. 2014.
[18] G. E. Suh and S. Devadas, "Physical Unclonable Functions for Device Authentication and Secret Key Generation," in Proc. 44th ACM/IEEE Design Automation Conf., 2007, pp. 9-14.
[19] R. Maes and V. van der Leest, "Countering the effects of silicon aging on SRAM PUFs," in Proc. IEEE Int. Symp. Hardware-Oriented Security and Trust, 2014, pp. 148-153.
[20] N. Saxena, J. Voris, "Data Remanence Effects on Memory-Based Entropy Collection for RFID Systems", Int. J. Information Security, vol. 10, pp. 213-222, 2011. Available: https://link.springer.com/article/10.1007/s10207-011-0139-0
[21] N. A. Anagnostopoulos, T. Arul, M. Rosenstihl, A. Schaller, S. Gabmeyer and S. Katzenbeisser, "Low-Temperature Data Remanence Attacks Against Intrinsic SRAM PUFs," in Proc. IEEE Euromicro Conf. Digital System Design, 2018, pp. 581-585.
[22] T. Tuan, T. Strader and S. Trimberger, "Analysis of Data Remanence in a 90nm FPGA," in Proc. IEEE Custom Integrated Circuits Conf., 2007, pp. 93-96.
[23] J. Trujillo, C. Merino and P. Zarkesh-Ha, "SRAM Physically Unclonable Functions Implemented on Silicon Germanium," in Proc. IEEE Int. Symp. Circuits and Systems, 2019, pp. 1-4.
校內:2025-01-01公開