隨著消費者需求的增加與電子技術的發展，微型化電子裝置、移動式電子裝置已經徹底融入每個人的生活，但這些移動式電子裝置與傳統使用外部測試儀器進行測試的方法卻格格不入，此類產品尚無一能在手邊沒有外部測試儀器的場合也能進行測試的方法，此問題的重要性在一些需極高可靠性之穿戴式醫療電子裝置或車用電子裝置則更為突出。
本篇論文實現一具備獨立測試、快速驗證及操作簡易等三大特性之獨立自動測試平台，其能主動讀取位於外部儲存裝置之測試資料、對待測試電路進行掃描測試與顯示測試結果於外接螢幕，整體操作僅需使用者提供一致能訊號即可完成。此平台建立使用者為導向之簡單操作機制並為注重高度安全性之移動式電子裝置提供高可靠性之保證，亦可推廣應用於各種移動式電子裝置。
另外，本篇論文亦實現一硬體除錯技術中事件觸發技術之實際應用軟體工具。事件觸發技術被應用於監測一個電路或系統的狀態，當一個核心或系統的狀態滿足用戶所指定的事件或條件時，一些預先被設定好的除錯動作將會被觸發。此軟體工具與本實驗室開發之除錯硬體結合，提供一有效應用於現場可程式化閘陣列之除錯解決方案。

Mobile electronics have become a portion of everyone’s life. However testing these electronics in field is not easy as the current test techniques rely on non-mobile automatic test equipment. Addressing this problem is urgent as more and more wearable medical electronics that require timely test to ensure their high reliability are desired nowaday.
In this work, we develop a test platform that have the features of autonomous test, quick verification and simple operation. This platform can access external storage, perform scan test for the circuits under test, and show the test results on external display panel under the control of a simple external enable signal, thereby enabling the highly-desired in-field testing. This test platform is a user-oriented design and can be popularized to almost all kinds of mobile electronics.
In addition, in this thesis we also develop a software tool to support an event-trigger-based hardware debugger, where the event-trigger technique is used to monitor the states of a core or system under the users’ command. When a user-specified event or condition is satisfied, a pre-defined debugging operation will be activated so as to help the debugging of hardware of interest. This software tool has been integrated into a commercial field-programmable-gate-array based (FPGA-based) debug tool which can greatly improve the debug of an electronic system being developed in a FPGA prototyping platform.

[1] J.-R. Huang, M. K. Iyer, and K.-T. Cheng, "A self-test methodology for IP cores in bus-based programmable SoCs," in Proc. VLSI Test Symp., pp. 198-203, 2001.
[2] M. Grosso, W. J. Perez H, D. Ravotto, E. Sanchez, M. S. Reorda, and J. V. Medina, "A software-based self-test methodology for system peripherals," in Proc. Eur. Test Symp., pp. 195-200, 2010.
[3] S. Mosin, "Methodology to design-for-testability automation for mixed-signal integrated circuits," in Proc. East-West Design & Test Symp., pp. 1-6, 2013.
[4] D. Jose, P. N. Kumar, L. Saravakanthan, and R. Dheeraj, "Computer aided partitioning for design of parallel testable VLSI systems," in Proc. Int’l Conf. Advances in Computing, Commu. and Informatics , pp. 1363-1366, 2013.
[5] C. Papameletis, B. Keller, V. Chickermane, E. J. Marinissen, and S. Hamdioui, "Automated DfT insertion and test generation for 3D-SICs with embedded cores and multiple towers," in Proc. Eur Test Symp., pp. 1-6, 2013.
[6] P.-L. Yang, C.-C. Lin, M.-Z. Kuo, S.-H. Dhong, C.-M. Lin, K. Huang, C.-N. Peng, and M.-J. Wang, “A 4-GHz universal high-frequency on-chip testing platform for IP validation,” in Proc. VLSI Test Symp., pp. 1–6, 2014.
[7] K. R. Lodha, S. Kumar, and K. K. Mahapatra, “A novel on-chip self-testing signature register for low cost manufacturing test,” in Proc. Int‘l Conf. VLSI Systems, Architecture, Technology and Applications, pp. 1–6, 2015.
[8] J. Backer, D. Hely, and R. Karri, “Reusing the IEEE 1500 design for test infrastructure for security monitoring of Systems-on-Chip,” in Proc. Int‘l Symp. Defect and Fault Tolerance in VLSI and Nanotechnology Systems, pp. 52–56, 2014.
[9] B. Vermeulen and S. K. Goel, "Design for debug: catching design errors in digital chips," Design & Test of Computers, IEEE, vol. 19, pp. 35-43, 2002.
[10] B. Vermeulen, Philips Res. Lab., Eindhoven, Netherlands Waayers, T., Goel, S.K., “Core-Based Scan Architecture for Silicon Debug,” Proc. IEEE Int’l Test Conf., Pages 638–647, 2002.
[11] K.J. Lee, T.Y Hsieh, C.Y Chang,Y.T. Hong, W.C. Huang, "On-Chip SOC Test Platform Design Based on IEEE 1500 Standard," IEEE Transactions on Very Large Scale Integration Systems, Pages 1134-1139, 2010.
[12] J. Backer, D. Hely, and R. Karri, “Reusing the IEEE 1500 design for test infrastructure for security monitoring of Systems-on-Chip,” in Proc. Int‘l Symp. Defect and Fault Tolerance in VLSI and Nanotechnology Systems, pp. 52–56, 2014.
[13] A. Vaskova, M. Portela-Garcia, M. Garcia-Valderas, C. Lopez-Ongil, and M. Sonza Reorda, “Permanent faults on LIN networks: On-line test generation,” in Proc. Int‘l On-Line Testing Symp. pp. 176–181, 2014.
[14] D. Meehl, B. Petrakis, and P. Zhang, “LBIST/ATPG Technologies for On-Demand Digital Logic Testing in Automotive Circuits,” in Proc. Asian Test Symp., pp. 2–2, 2012.
[15] A. Cook, D. Ull, M. Elm, H. Wunderlich, H. Randoll and S. Dohren, “Reuse of Structural Volume Test Methods for In-System Testing of Automotive ASICs,” in Proc. Asian Test Symp., pp. 214-219, 2012.
[16] S. Arslan and G. Shah, “A Flexible in-Field Test Controller,” in Proc. Int’l Multitopic Conf, pp. 71–75, 2011.
[17] G. Abbas, U. Farooq, J. Gu, and M. U. Asad, “Graphical user interface based controller design for switching converters,” in Proc. Int’l Conf. Inform. and Autom., pp. 1149–1153, 2014.