簡易檢索 / 詳目顯示

研究生: 張哲維
Chang, Che-Wei
論文名稱: 應用於MPEG-4 TwinVQ音訊編碼器之加權共軛結構向量量化超大型積體電路設計與實現
VLSI Architectures for Weighted Conjugate Structure Vector Quantization in MPEG-4 TwinVQ Encoder
指導教授: 王駿發
Wang, Jhing-Fa
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年: 2003
畢業學年度: 91
語文別: 英文
論文頁數: 56
外文關鍵詞: vector quantization, VLSI architecture, MPEG-4, TwinVQ
相關次數: 點閱:51下載:1
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • none

    The Transform domain Weighted Interleave Vector Quantization (TwinVQ) is a VQ based coding tool designed to provide good quality at an extremely low bitrate (at or below 16kbps). However, the heavy computational complexity of this encoder is its main drawback. In this thesis, VLSI architectures are proposed to speed up the two-channel conjugate structure weighted vector quantization computation. This dedicated hardware is designed to conquer the high computational load due to vector quantization and is based on an improved distributed arithmetic architecture. The error distance computation in weighted conjugate vector quantization can be converted to inner product form and can be efficiently carried out with distributed arithmetic architecture. Compared with direct computation of weighted conjugate structure vector quantization, our proposed architecture is almost free of multiplier and is more practical to be implemented with FPGA. With our proposed VLSI architecture, over 2000 subframes can be weighted vector quantized within one second while the circuit is working at 20MHz.

    ABSTRACT I 誌 謝 II LIST OF TABLE V LIST OF FIGURE VI CHAPTER 1. INTRODUCTION 1 1.1. Background 1 1.2. Motivation 4 1.3. Previous Work 4 1.4. Thesis Organization 5 CHAPTER 2. OVERVIEW OF TWINVQ 7 2.1. TwinVQ Encoding Algorithm 7 2.2. Computational Load Analysis of TwinVQ Encoding 11 2.3. Weighted Vector Quantization Algorithm Overview 13 2.3.1 Conjugate Structure Vector Quantization (CSVQ) 13 2.3.2 CSVQ with Pre-selection Architecture 16 CHAPTER 3. PROPOSED VLSI ARCHITECTURES 19 3.1. Concepts of Proposed Hardware Design 20 3.1.1 Computational Results Reuse 21 3.1.2 Error Distance Calculation Based on Distributed Arithmetic 23 3.1.2.1 Distributed Arithmetic 23 3.1.2.2 Deciding Fixed-term and Bit-serial Input Word for DA 27 3.2. Proposed VLSI Architectures for Weighted CSVQ 30 3.2.1 Pre-processing Module 31 3.2.2 Error Distortion Calculation Module 33 3.2.2.1 Pre-calculation Module 35 3.2.2.2 Distributed Arithmetic Module 40 3.2.3 Post Processing Module 42 CHAPTER 4. FPGA IMPLEMENTATION 47 4.1. Schematic and Simulation Results 47 4.2. FPGA Feature 51 CHAPTER 5. CONCLUSIONS 53 REFERENCES 54

    [1] T. Painter and A. Spanias, “Perceptual coding of digital audio,” Proceedings of the IEEE, Volume: 88 Issue: 4, Page(s): 451 -515, April 2000
    [2] Overview of the MPEG-4 standard, Available WWW:
    http://sound.media.mit.edu/mpeg4/audio/general/w3156.pdf
    [3] N. Iwakami, T. Moriya, and S. Miki, “High-quality audio-coding at less than 64 kbit/s by using transform-domain weighted interleave vector quantization (TwinVQ),” in Proc.ICASSP-95, May 1995, vol. 5, pp. 3095-3098.
    [4] K. Ikeda, T. Moriya, N. Iwakami and S. Miki, “A design of Twin VQ audio-codec for personal communication systems,” Universal Personal Communications. 1995. Record, 1995 Fourth IEEE International Conference on, Page(s): 803 -807, 6-10 Nov. 1995
    [5] N. Iwakami, T. Moriya, A. Jin, T. Mori, and K. Chikira, “Fast encoding algorithms for MPEG-4 TwinVQ audio tool,” in Proc. ICASSP-01, vol. 5, pp. 3253-3256.
    [6] T. Moriya, N. Iwakami, K. Ikeda, and S. Miki, “Extension and complexity reduction of TwinVQ audio coder,” in Proc. ICASSP-96, May 1996, vol. 2, pp. 1029-1032.
    [7] T. Takahashi, T. Morita, T. Shimoda, T. Kaneko, and T. Moriya, “Card-sized portable audio player using high quality audio coding technology TwinVQ,” in Proc. ICCE2000, pp. 266-267.
    [8] T. Mori, T. Kaneko, T. Moriya, N. Iwakami, and K. Ikeda, “A real-time IMT-2000 audio transmission system,” Consumer Electronics, IEEE Transactions on, Volume: 47 Issue: 4, Page(s): 860 -866, Nov. 2001]
    [9] T. Mirya, N. Iwakami, A. Jin, K. Ikeda and S. Miki, “A design of transform coder for both speech and audio signals at 1 bit/sample,” Acoustics, Speech, and Signal Processing, 1997. ICASSP-97, 1997 IEEE International Conference on, Volume: 2, Page(s): 1371 -1374 vol.2, 21-24 April 1997.
    [10] T. Moriya and M. Honda, “Transform coding of speech using a weighted vector quantizer” Selected Areas in Communications, IEEE Journal on, Volume: 6 Issue: 2, Page(s): 425 -431, Feb. 1988
    [11] A. Kataoka, T. Moriya and S. Hayashi, “An 8-kb/s conjugate structure CELP
    (CS-CELP) speech coder,” Speech and Audio Processing, IEEE Transactions on, Volume: 4 Issue: 6, Page(s): 401 -411, Nov. 1996.
    [12] Chin-Liang Wang; Ker-Min Chen; “A new VLSI architecture for full-search vector quantization,” Circuits and Systems for Video Technology, IEEE Transactions on, Volume:
    6 Issue: 4, Page(s): 389 -398, Aug. 1996
    [13] G.A. Davidson, P.R. Cappello and A. Gersho, “Systolic architectures for vector quantization” Acoustics, Speech, and Signal Processing [see also IEEE Transactions on Signal Processing], IEEE Transactions on, Volume: 36 Issue: 10, Page(s): 1651 -1664, Oct.1988
    [14] P.A. Ramamoorthy, B. Potu, T. Tran, “Bit-serial VLSI implementation of vector quantizer for real-time image coding” Circuits and Systems, IEEE Transactions on , Volume: 36 Issue: 10, Page(s): 1281 -1290, Oct. 1989
    [15] C.D. Bei and R.M. Gray, “An Improvement of the Minimum Distortion Encoding
    Algorithm for Vector Quantization” Communications, IEEE Transactions on [legacy, pre – 1988], Volume: 33 Issue: 10, Page(s): 1132 -1133, Oct 1985
    [16] M.R. Soleymani and S.D. Morgera, “A fast MMSE encoding technique for vector quantization,” Communications, IEEE Transactions on, Volume: 37 Issue: 6 , Page(s): 656 -659, June 1989
    [17] Gharavi-Alkhansari, M. “A fast full-search equivalent algorithm using energy compacting transforms,” Image Processing, 2001. Proceedings. 2001 International Conference on, Volume: 2, Page(s): 713 -716 vol.2, 7-10 Oct. 2001
    [18] C.M. Huang, Q. Bi, G.S. Stiles, and R.W. Harris, “Fast full search equivalent encoding algorithms for image compression using vector quantization,” Image Processing, IEEE Transactions on, Volume: 1 Issue: 3, Page(s): 413 -416, July 1992
    [19] W. Li and E. Salari, “A fast vector quantization encoding method for image
    compression,” Circuits and Systems for Video Technology, IEEE Transactions on, Volume: 5 Issue: 2 ,Page(s): 119 -123, April 1995
    [20] A. Peled, Liu Bede, “A new hardware realization of digital filters” Acoustics, Speech, and Signal Processing [see also IEEE Transactions on Signal Processing], IEEE Transactions on, Volume: 22 Issue: 6, Page(s): 456 -462, Dec 1974
    [21] S. A. White, “Applications of distributed arithmetic to digital signal processing: a tutorial review,” IEEE ASSP Magazine, vol. 6, no. 3, pp. 4-19. Jul 1989,
    [22] S. Wolter, A. Schubert, H. Matz, and R. Laur, “On the comparison between
    architectures for the implementation of distributed arithmetic” Circuits and Systems, 1993, ISCAS '93, 1993 IEEE International Symposium on, Page(s): 1829 - 1832,3-6 May 1993
    [23] W.P. Burleson, L.L. Scharf, “VLSI design of inner-product computers using
    distributed arithmetic” Circuits and Systems, 1989., IEEE International Symposium on, Page(s): 158 -161 vol.1, 8-11 May 1989

    下載圖示 校內:立即公開
    校外:2003-08-04公開
    QR CODE