本論文提出一套適用於多視點繪圖處理器的全系統設計與模擬架構。此架構在硬體設計階段先建立一個完整的軟體開發環境，使軟硬體設計者在開發初期就能分別針對軟體應用程式或硬體演算法進行設計與評估。我們並導入虛擬機器與電子系統層級設計概念之虛擬平台，以全系統的驗證方法進行軟硬體共同設計與模擬。利用全系統模擬的方式，軟體設計者不但能夠快速開發驅動程式與應用程式，使軟體除錯的工作提前進行；而硬體設計者也可彈性配置虛擬平台上的硬體架構，並且有效率地調校整體系統的效能。
我們以ARM嵌入式系統做為欲模擬的平台環境。透過虛擬機器中所模擬之ARM系統來啟動Linux作業系統，並從繪圖應用程式與中介軟體層，到驅動程式與虛擬平台上的多視點繪圖子系統做溝通，完整地驗證Linux執行OpenGL ES應用程式的流程。此多視點繪圖處理器架構中包含砌塊式繪圖處理單元與DIBR硬體模組，其中砌塊式繪圖處理單元與市售之參考實作品做圖像比對的驗證，並可達到99%的相似度。最後，我們利用整套驗證架構來分析繪圖測試程式的特性，並進一步評估硬體效能。

In this thesis, a full system design and simulation framework suitable for a multi-view graphics processor is proposed. In the early stage of hardware design, we need to create a complete software development system to port benchmarks and evaluate the algorithms for software/hardware design. A full system design is used to allow software/hardware co-simulation at different levels of abstraction to introduce a virtual machine and an electronic system level design. Through a full system simulation platform, the software engineer can develop applications quickly and make early debugging; the hardware engineer also has a flexibility to configure the hardware architecture on the virtual platform; and we can tradeoff system performance in an efficient way.
An ARM embedded system is used as a full system simulation environment. The QEMU can emulate a typical ARM board with full system operating mode and boot an ARM Linux, and run OpenGL ES benchmarks through API layer, device driver, AHB interface, to multi-view graphics subsystem inside the virtual platform, which includes a tile-based rendering hardware and image synthesis module based on DIBR. The framework of this thesis is completely verified through the execution of 3D applications under full system simulation, and shows a similarity of 99% compared with reference images as a whole. Furthermore, the characterization of benchmarks and performance evaluation of a multi-view graphics processor are also analyzed.

[1]A. Munshi and J.Leech, "OpenGL ES Common/Common-Lite Profile Specification Version 1.1.10," Khronos Group, Apr. 2007.
[2]N. A. Dodgson, "Autostereoscopic 3D Displays," Computer, vol. 38, no. 8, pp. 31-36, Aug. 2005.
[3]C. Fehn, RD Barre, and S. Pastoor, "Interactive 3-DTV--Concepts and Key Technologies," Proc. of the IEEE, vol. 94(3), pp. 524 - 538, Mar. 2006.
[4]J.-H. Sohn, R. Woo, and H.-J. Yoo, "Optimization of portable system architecture for real-time 3D graphics," IEEE Int’l Symp. Circuits and Systems (ISCAS ‘02), vol. 1, pp. I-769 - I-772 vol.1, May. 2002.
[5]W.C. Park et al., "An Effective Pixel Rasterization Pipeline Architecture for 3D Rendering Processors," IEEE Trans. Computers, vol. 52, no. 11, pp. 1501-1508, Nov. 2003.
[6]T. Akenine-Möller, and J. Ström, "Graphics for the masses: a hardware rasterization architecture for mobile phones," ACM Trans. Graphics (Proc. SIGGRAPH ‘03), vol. 22, no. 3, pp. 801-808, Jul. 2003.
[7]M. Kameyama et al., "3D graphics LSI core for mobile phone "Z3D" ," Proc. ACM SIGGRAPH/EUROGRAPHICS Conf. Graphics hardware (HWWS '03), pp. 60-67, Jul. 2003.
[8]J.-H. Sohn et al., "Low-power 3D graphics processors for mobile terminals," IEEE Communications Magazine, vol. 43, no. 12, pp. 90-99, Dec. 2005.
[9]B.-S. Liang and C.-W. Jen, "Computation-Effective 3-D Graphics Rendering Architecture for Embedded Multimedia System," IEEE Trans. Consumer Electronics, vol. 46, no. 3, pp. 735 – 743, Aug. 2000.
[10]B.-G. Nam, M.-W. Lee, and H.-J. Yoo, "Development of a 3-D graphics rendering engine with lighting acceleration for handheld multimedia systems," IEEE Trans. Consumer Electronics, vol. 51, no. 3, pp. 1020-1027, Aug. 2005.
[11]H. Fuchs et al., "Pixel-planes 5: a heterogeneous multiprocessor graphics system using processor-enhanced memories," Proc. Ann. Conf. Computer graphics and interactive techniques (SIGGRAPH ‘89), pp. 79-88, Jul. 1989.
[12]S. Molnar et al., "A Sorting Classification of Parallel Rendering," IEEE Computer Graphics and Applications, vol. 14, no. 4, pp. 23-32, Jul. 1994.
[13]T. Capin, K. Pulli, and T. Akenine-Möller, "The State of the Art in Mobile Graphics Research," IEEE Computer Graphics and Applications, vol. 28, no. 4, pp. 74-84, Jul./Aug. 2008.
[14]B. Juurlink et al., "GRAAL: A Framework for Low-Power 3D Graphics Accelerators," IEEE Computer Graphics and Applications, vol. 28, no. 4, pp. 63-73, Jul./Aug. 2008.
[15]M. Awaga, T. Ohtsuka, H. Yoshizawa, and S. Sasaki, "3D Graphics Processor Chip Set," IEEE Micro, vol. 15, no. 6, pp. 37-45, Dec. 1995.
[16]I. Antochi, B. Juurlink, and S. Vassiliadis, "Selecting the optimal tile size for low-power tile-based rendering," Proc. ProRISC 2002, pp. 1-6, Nov. 2002.
[17]I. Antochi, "Suitability of Tile-Based Rendering for Low-Power 3D Graphics Accelerators," PhD Thesis, Delft University of Technology, pp. 148, Oct. 2007.
[18]N. Gharachorloo et al., "A characterization of ten rasterization techniques," ACM SIGGRAPH Computer Graphics, Proc. Ann. Conf. Computer graphics and interactive techniques (SIGGRAPH ‘89), vol. 23, no. 3, pp. 355-368, Jul. 1989.
[19]T. Mitra, and T.-C. Chiueh, "Dynamic 3D graphics workload characterization and the architectural implications," Proc. Int’l Symp. Microarchitecture, pp. 62-71, Nov. 1999.
[20]T.-C. Chiueh, and W.-J. Lin, "Characterization of Static 3D Graphics Workloads," Proc. ACM SIGGRAPH/EUROGRAPHICS Workshop Graphics Hardware (HWWS ‘97), pp. 17-24, Aug. 1997.
[21]B.C. Mochocki, K. Lahiri, and S. Cadambi, "Power Analysis of Mobile 3D Graphics," Proc. Conf. Design, automation and test (DATE ‘06), vol. 1, pp. 502-507, Mar. 2006.
[22]V.M. del Barrio et al., "ATTILA: a cycle-level execution-driven simulator for modern GPU architectures," IEEE Int’l Symp. Performance Analysis of Systems and Software (ISPASS ‘06), pp. 231-241, Mar. 2006.
[23]Y.-C. Wu, "Image Synthesis Technology for Multi-view 3D Displays," Master thesis, Dept. of Electrical Engineering, National Cheng Kung University, 2007.
[24]R.-P. Wong, "A QEMU-based Electronic System Level System Simulation Platform," Master thesis, Dept. of Electrical Engineering, National Cheng Kung University, 2007.
[25]D. Gajski and L. Cai, "Transaction Level Modeling: An Overview," HW/SW Co-Design Conference (CODES), pp. 19-24, Oct. 2003.
[26]B. Fabrice, "QEMU, a Fast and Portable Dynamic Translator," Proc. USENIX Ann. Technical Conf., pp. 41-46, 2005.
[27]GreenSocs, "QEMU-SystemC," http://www.greensocs.com/projects/QEMUSystemC, 2008.
[28]Sharp Electronic Corp., LL-151-3D, "Operation Manual," http://www.sharpsystems.com/kb/Monitor/manuals/ll1513d.pdf.
[29]R. S. Wright, Jr., B. Lipchark, and N. Haemel, OpenGL SuperBible, 4th edition, Addison-Wesley, 2007.
[30]K. Pulli, et al., Mobile 3D Graphics with OpenGL ES and M3G, Morgan Kaufmann, 2008.
[31]T. Akenine-Möller and E. Haines, Real-Time Rendering, 2nd edition. A. K. Peters, Ltd, Natick, MA, 2002.
[32]H.M. Will, "Vincent Mobile 3D Rendering Library," http://sourceforge.net/projects/ogl-es, 2004.
[33]CoWare Inc., "CoWare Platform Architect," http://www.coware.com/products/platformarchitect.php.
[34]N. Robins, "OpenGL Utility Toolkit (GLUT)," http://www.xmission.com/~nate/opengl.html.
[35]ZEUS, "OpenGL ES tutorials," http://www.zeuscmd.com/tutorials/opengles/index.php, 2004.
[36]QOpenCD, "OpenGL ES 1.x Tutorials and Codesamples," http://embedded.org.ua/opengles/lessons.html.
[37]Stanford University Computer Graphics Laboratory, "The Stanford 3D Scanning Repository," http://graphics.stanford.edu/data/3Dscanrep/.
[38]D. C. Black and J. Donovan, SystemC: From the Ground Up, Ekletic Ally, Inc., 2004.
[39]Ashley Stevens, "ARM Mali 3D Graphics System Solution," White paper, http://www.arm.com/miscPDFs/16514.pdf, ARM Ltd., Dec. 2006.
[40]Imagination Technologies Ltd., "POWERVR MBX OpenGL ES 1.x SDK," http://www.imgtec.com/powervr/insider/sdk/KhronosOpenGLES1xMBX.asp.
[41]Imagination Technologies Ltd., "PowerVR Technology Overview," 2004.
[42]Imagination Technologies Ltd., "STMicrolectronics announces next generation KYRO II ™ 3D Graphics Accelerator," http://www.imgtec.com/corporate/newsdetail.asp?NewsID=232, Mar. 2001.
[43]J. Corbet, A. Rubini and G. Kroah-Hartman, Linux Device Driver, 3rd edition, O’reilly, Feb. 2005.
[44]Khronos Group, "OpenGL ES Overview," http://www.khronos.org/opengles/.
[45]Microsoft Corp., "DirectX Developer Center," http://msdn.microsoft.com/en-us/directx/default.aspx.
[46]Silicon Graphics Inc., "OpenGL Overview," http://www.sgi.com/products/software/opengl/overview.html.
[47]http://www.digital.idv.tw/DIGITAL/Classroom/MROH-CLASS/oh66/index-oh66.htm.
[48]Nvidia Corp., "Nature Scene," technical report, http://developer.nvidia.com/object/nature_scene.html.
[49]Apple Inc., "iPhone Dev Center," http://developer.apple.com/iphone/index.action.
[50]L. Seiler et al., "Larrabee: a many-core x86 architecture for visual computing," ACM Trans. Graphics (Proc. SIGGRAPH ‘08), vol.27, no. 3, Aug. 2008.
[51]T. Forsyth, "Larrabee Graphics Architecture: Software is the New Hardware," SIGGRAPH 2008 Beyond Programmable Shading course, http://s08.idav.ucdavis.edu/forsyth-larrabee-graphics-architecture.pdf, Intel Corp., Aug. 2008.
[52]J.D. Owens, "Streaming Architectures and Technology Trends," GPU Gems 2, http://http.developer.nvidia.com/GPUGems2/gpugems2_chapter29.html.
[53]J. Hasselgren and T. Akenine-Möller, "An Efficient Multi-View Rasterization Architecture," Proc. Eurographics Symp. Rendering, pp. 61–72, 2006.
[54]A. Kalaiah and T.K. Capin, "A Unified Graphics Rendering Pipeline For Autostereoscopic Rendering," IEEE 3DTV Conf., May. 2007.