簡易檢索 / 詳目顯示

研究生: 魯齊媛
Lu, Chi-yuan
論文名稱: 應用於TDOA無線定位系統發射機之射頻晶片(RF IC)的研製
Research on RFICs for TDOA Wireless Positioning Transmitter System
指導教授: 盧春林
Lu, Chun-Lin
莊智清
Juang, Jyh-Ching
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年: 2007
畢業學年度: 95
語文別: 中文
論文頁數: 55
中文關鍵詞: 無線定位射頻晶片
外文關鍵詞: Positioning Transmitter, TDOA
相關次數: 點閱:104下載:2
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 本論文以TSMC 0.18um 1P6M CMOS製程,研究設計應用於TDOA無線定位系統發射機之RFIC射頻晶片,包含2.4-GHz 高速可程式除頻器、1-GHz 可程式金氏碼產生器、以及2-GHz 增益控制相移器,晶片採用打磅線至FR-4基板上進行量測。2.4-GHz高速可程式除頻器以兩組反相器鏈與傳輸閘組成,其除頻範圍從除2至除100總共分為17段,功率消耗為43.92 mW@1.8 V。1-GHz 可程式金氏碼產生器是以兩對五組D型正反器產生一週期為31之雜亂碼,功率消耗為36.12 mW@1.8 V。2.4-GHz 增益控制相移器利用調整0°/90°/180°/270°等四相位信號之強度,再予與合成產生0°~360°之相位移,功率消耗為31.24 mW@1.8 V

    This thesis presents the design and implementation of RFICs for TDOA wireless positioning transmitter system. The RFICs are fabricated in TSMC standard 0.18um 1P6M CMOS process. The measurements are all performed on FR-4 test PCB with RFICs bounded. The developed RFICs include a 2.4-GHz high-speed programmable frequency divider, a 1-GHz programmable Gold code generator and a 2.4-GHz gain control phase shifter. The 2.4-GHz high-speed programmable frequency divider mainly consists of two rings of transmission gates and inverters. It is designed to have 17 selections from 2 to 100 and the power consumption is 43.92 mW @1.8V. The 1-GHz programmable Gold code generator is implemented by a pair of five D type flip-flops to generator a pseudo random noise code of length for each cycle, and the power consumption is 36.12 mW@1.8V. The 2.4-GHz gain control phase shifter can generator 0°~360° phase shift by combining some of four quadrature phase inputs and the
    power consumption is 31.24 mW @1.8V.

    摘 要................................................i Abstract ...........................................ii 誌謝...............................................iii 目錄................................................iv 圖目錄..............................................vi 表目錄............................................viii 第一章 緒論..........................................1 1.1 研究背景與動機...................................1 1.2 TDOA 無線定位系統................................2 1.3 研究方法與目的...................................6 1.4 論文架構.........................................8 第二章 2.4-GHz CMOS 可程式除頻器.....................9 2.1 研究背景與原理...................................9 2.2 BOND WIRE 與PAD.................................11 2.3 ESD 考量........................................12 2.4 2.4-GHZ CMOS 可程式除頻器之研製.................13 2.4.1 電路架構......................................13 2.4.2 模擬與量測....................................16 2.4.3 結果與討論....................................18 第三章 1-GHz CMOS 可程式金氏碼產生器................22 3.1 研究背景與原理..................................22 3.2 電路架構........................................27 3.3 1-GHZ 可程式金氏碼產生器模擬與量測..............30 3.4 結果與討論......................................34 第四章 2.4-GHz CMOS 增益控制相移器..................35 4.1 研究背景與原理..................................35 4.2 電路架構........................................37 4.3 模擬與量測結果..................................42 4.4 結果與討論......................................47 第五章 結論.........................................48 參考資料............................................49 附錄................................................51

    [1] A. Goldsmith, Wireless Communication, Cambridge University Press, 2005.
    [2] B. Mesgarzadeh and A. Alvandpour, “A Study of Injection Locking in Ring Oscillators,” IEEE International Symposium on Circuits and Systems, pp. 5465-5468, 2005.
    [3] Y. H. Peng and L. H. Lu, “A 16-GHz Triple-Modulus Phase-Switching Prescaler and Its Application to a 15-GHz Frequency Synthesizer in 0.18-μm CMOS,” IEEE Transactions on Microwave Theory and Techniques , Vol. 55, pp. 44-51, Jan. 2007.
    [4] S. Pellerano, S. Levantino, C. Samori, and A. L. Lacaita, “A 13.5 mW 5-GHz Frequency Synthesizer with Dynamic-Logic Frequency Divider,” IEEE Journal Solid-State Circuits, Vol. 39, No. 2, pp. 378–383, 2004.
    [5] B. Razavi, RF Microelectronics, Prentice-Hall, 1998.
    [6] H. R. Rategh, H. Samavati, and T. H. Lee, “A CMOS Frequency Synthesizer with An Injection-Locked Frequency Divider for A 5-GHz Wireless LAN Receiver,” IEEE Journal Solid- State Circuit, Vol.35, No.5, pp.780-787, May 2000.
    [7] J. K. Ryoo and S. H. Oh,” Broadband 4-bit Digital Phase Shifter Based on Vector Combing Method,” Proc. SBMO/IEEE MTT-S IMOC, pp. 17-19, 2003.
    [8] A. S. Sedra and K. C. Smith, Microelectronic Circuits, 4th edition, Oxford University Press, 1998.
    [9] C. E. Saavedra, “A Microwave Frequency Divider Using an Inverter Ring and Transmission Gates,” IEEE Microwave and Wireless Letters, Vol. 15, No. 5, May 2005, pp.1531-1309.
    [10] X. Yang and J. Lin, “A Digitally Controlled Constant Envelope Phase-Shift Modulator for Low-Power Broad-Band Wireless Applications,” IEEE Transactions on Microwave theory Tech., Vol. 54, January 2006.
    [11] K. Yamamoto, T. Norimatsu, and M. Fujishima, “1 V 2 GHz CMOS Frequency Divider,” Electronic Letter, Vol. 39, No. 17, pp. 1227–1228, 2003.
    [12] J. Yuan and C. Svensson, “New TSPC Latches and Flipflops Minimizing Delay and Power,” Digest of Technical Papers of Symposium on VLSI Circuits, pp. 160-161, June 1996.
    [13] 林銘波,數位系統設計,全華科技圖書,民國八十九年。
    [14] 林景頎,室內定位品質之研究,國立成功大學電機工程學系碩士論文,民國九十五年。
    [15] 林展裕,應用於DS-UWB 接收機之CMOS 4/8-GHz 雙頻帶頻率合成器及射頻晶片的研究,國立成功大學電腦與通信研究所碩士論文,民國九十五年。
    [16] 莊惠如、莊智清、盧春林、林福林,低功率超寬頻(UWB)脈衝式無線電傳輸與定位計數之研究 超寬頻定位法則與評估報告,民國九十三年。
    [17] 莊智清、黃國興,電子導航,全華科技圖書,民國九十年。

    下載圖示 校內:2008-08-21公開
    校外:2008-08-21公開
    QR CODE