簡易檢索 / 詳目顯示

研究生: 汪逸青
Wang, Yi-Cing
論文名稱: 具有同步整流之多輸出串接式半橋轉換器研製
Design and Implementation of Multi-output Cascaded Half-bridge Converter with Synchronous Rectification
指導教授: 楊宏澤
Yang, Hong-Tzer
共同指導教授: 李嘉猷
Lee, Jia-You
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年: 2010
畢業學年度: 99
語文別: 英文
論文頁數: 66
中文關鍵詞: 串接式轉換器同步整流
外文關鍵詞: Cascaded converter, synchronous rectification
相關次數: 點閱:76下載:3
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 為符合通訊與電腦電源產品多輸出和低電壓應力需求特性,對稱式半橋架構適用於直流對直流電源轉換應用。本論文旨在提出一具有同步整流之多輸出串接式半橋轉換器。所提主電路前級轉換器操作在開迴路,經整流以後提供一接近直流電壓作為後級轉換器輸入電壓,而後級為閉迴路控制以達到輸出穩壓目的。於後級迴授設計為單獨控制迴路,因此每個模組輸出不會互相影響,故可簡化擴充多輸出之穩壓控制。另為減少輸出整流二極體的導通損失,因此使用同步整流技術取代整流二極體。所研製轉換器規格為輸出功率為240瓦、切換頻率50k赫茲,具雙輸出的電路雛型,本文經實驗結果驗證所提電路設計與實作的可行性。

    For requirements of multi-output and low voltage stress on power devices by telecom or PC power products, symmetrical half-bridge converter (SHBC) is considered suitable for DC/DC power conversion applications. The purpose of this thesis is to design and implement a multi-output half-bridge converter with synchronous rectification. The converter consists of two stages. The front-end stage operates at open-loop condition to transfer its DC output voltage as the input of the back-end stage. The back-end stage is designed to have several independent modules in parallel with each module cross regulated. Constant-voltage output requirements of the regulated multiple-outputs can thus be met. Moreover, in order to reduce the conduction loss caused by the diode, synchronous rectifier is adopted to replace the original diode rectifier. To demonstrate its feasibility, the proposed topology has been implemented on a 240W, 50 kHz, and dual-output prototype converter. Simulated and experimental results are presented to verify the performance of the proposed circuitry.

    摘要 IV Abstract V 誌 謝 VI TABLE OF CONTENTS VII LIST OF TABLES XI LIST OF FIGURES XII Chapter 1 Introduction 1 1.1 Backgrounds 1 1.2 Motivation 5 1.3 Contributions of the Thesis 6 1.4 Thesis Organization 7 Chapter 2 Review on Existing Circuits 8 2.1 Introduction 8 2.2 Buck DC-DC Converter with synchronous rectification 9 2.2.1 Circuit Description 9 2.2.2 Assumptions 9 2.2.3 Circuit analysis for time interval 0 < t < DT 10 2.2.4 Circuit analysis for time interval DT<t < T 11 2.2.5 DC voltage transfer function for CCM 12 2.3 Boost DC-DC Converter with synchronous rectification 14 2.3.1 Circuit Description 14 2.3.2 Assumptions 14 2.3.3 Circuit analysis for time interval 0 < t < DT 14 2.3.4 Circuit analysis for time interval DT < t < T 16 2.3.5 DC transfer function for CCM 17 2.4 Symmetrical Half–bridge DC-DC converter with synchronous rectification 19 2.4.1 Circuit Description 19 2.4.2 Assumptions 19 2.4.3 Circuit analysis for time interval 0 < t < DT 20 2.4.4 Circuit analysis for time interval DT < t < T/2 21 2.4.5 Circuit analysis for time interval T/2 < t < T/2 + DT 23 2.4.6 Circuit analysis for time interval T/2 + DT< t < T 24 2.5 Summary 25 Chapter 3 The Proposed Circuit 27 3.1 Introduction 27 3.2 Operation principles 28 3.2.1 Assumptions 28 3.2.2 Mode 1: T0 < t < T1 31 3.2.3 Mode 2: T1 < t < T2 32 3.2.4 Mode 3: T2 < t < T3 33 3.2.5 Mode 4: T3 < t < T4 34 3.2.6 Mode 5: T4 < t < T5 35 3.2.7 Mode 6: T5 < t < T6 36 3.2.8 Mode 7: t > T6 37 3.3 Circuit analysis 38 3.3.1 Design of the module for CCM 38 3.3.2 Output voltage ripple reduction and component selection 39 3.4 Summary 41 Chapter 4 Experimental Results 42 4.1 Introduction 42 4.2 Circuit Design and Simulated Results 42 4.3 Experimental Result 47 4.4 Summary 61 Chapter 5 Conclusions and Future Researches 62 5.1 Conclusions 62 5.2 Future Researches 63 References 64

    [1] Q. Chen, F. C. Lee, and M. M. Jovanovic, "Analysis and design of weighted voltage-mode control for a multiple-output forward converter," in Applied Power Electronics Conference and Exposition(APEC) 7-11 Mar 1993. pp. 449-455.
    [2] J. A. Cobos, O. Carcia, J. Sebastian, J. Uceda, and F. Aldana, "Optimized synchronous rectification stage for low output voltage (3.3 V) DC/DC conversion," in Power Electronics Specialists Conference(PESC), 20-25 Jun 1994. pp. 902-908 vol.2.
    [3] J. A. Cobos, O. Garcia, J. Uceda, J. Sebastian, and E. de la Cruz, "Comparison of high efficiency low output voltage forward topologies," in Power Electronics Specialists Conference(PESC), 20-25 Jun 1994. pp. 887-894 vol.2.
    [4] S. Ertike and D. Yildirim, "A New Control Scheme for Multi-Output Forward Converters," in Power Electronics Specialists Conference(PESC) 17-21 June 2007. pp. 207-213.
    [5] C. Kyu-Min, O. Won-Sik, L. Keun-Wook, and M. Gun-Woo, "A new half bridge converter for the personal computer power supply," in Power Electronics Specialists Conference(PESC) 15-19 June 2008. pp. 986-991.
    [6] S. A. Liang, "A high power and high efficiency PC power supply topology with low cost design to meet 80 Plus Bronze requirements," in Industrial Technology, ICIT 2009. IEEE International Conference on, 10-13 Feb. 2009. pp. 1-6.
    [7] F. F. Linera, J. Sebastian, M. A. Perez Garcia, J. Diaz, and A. Fontan, "Closing the feedback loop in the half-bridge complementary-control," in Applied Power Electronics Conference and Exposition(APEC), 23-27 Feb 1997. pp. 977-982 vol.2.
    [8] J. Masahito, W. Wen-Lune, and D. Jung Chuan, "Efficiency improvement for forward DC-DC converter employing synchronous rectifier," in Power Electronics Specialists Conference(PESC), 2000. pp. 1516-1521 vol.3.
    [9] X. Ming and F. C. Lee, "General concepts for high-efficiency high-frequency 48 V DC/DC converter," in Power Electronics Specialist Conference(PESC), 15-19 June 2003. pp. 156-162 vol.1.
    [10] Y. Panov and M. M. Jovanovic, "Design and performance evaluation of low-voltage/high-current DC/DC on-board modules," Power Electronics, IEEE Transactions on, vol. 16, no. 1, pp. 26-33, Jan 2001
    [11] Z. Xunwei, Y. Bo, L. Amoroso, F. C. Lee, and W. Pit-Leong, "A novel high-input-voltage, high efficiency and past transient voltage regulator module-push-pull forward converter," in Applied Power Electronics Conference and Exposition(APEC), 14-18 Mar 1999. pp. 279-283 vol.1.
    [12] Z. Xunwei, X. Peng, and F. C. Lee, "A novel current-sharing control technique for low-voltage high-current voltage regulator module applications," Power Electronics, IEEE Transactions on, vol. 15, no. 6, pp. 1153-1162, Nov 2000
    [13] G. Yilei, L. Zhengyu, and Q. Zhaoming, "DC/DC topology selection criterion," in Power Electronics and Motion Control Conference(IPEMC) 14-16 Aug. 2004. pp. 508-512 Vol.2.
    [14] X. Youhao and P. K. Jain, "A forward converter topology with independently and precisely regulated multiple outputs," Power Electronics, IEEE Transactions on, vol. 18, no. 2, pp. 648-658, Mar 2003
    [15] M. T. Zhang, M. M. Jovanovic, and F. C. Lee, "Design considerations for low-voltage on-board DC/DC modules for next generations of data processing circuits," in Power Electronics and Drive Systems, 1995., Proceedings of 1995 International Conference on, 21-24 Feb 1995. 1995, pp. 385-394 vol.1.
    [16] B. Bletterie, R. Bründlinger, and Heinrich Häberlin, "Redefinition of the European efficiency - finding the compromise between simplicity and accuracy," in in 23th European photovoltaic solar energy Conf, Sep. 2008, pp. 2735-2742.
    [17] 梁適安,「高頻交換式電源供應器原理與設計」,第二版,全華科技圖書,台北,民國84年。
    [18] 梁適安,「交換式電源供應器之理論與實務設計」,初版,全華科技圖書,台北,民國88年。
    [19] 江炫樟編譯,「電力電子學」,第三版,全華科技圖書,民國93年。
    [20] N. Mohan, T. M. Undeland, and W. P. Robbins, Power Electronics: Converters, Applications, and Design, 3rd Ed, John Wiley & Sons, Inc, 2003
    [21] R.W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, 2nd Ed, Kluwer Academic Publisher, 2001.
    [22] MARIAN K. KAZIMIERCZUK, Pulse-width Modulated DC-DC Power Converter, John Wiley & Sons, Inc, 2008.
    [23] 陳信助,結合半控後級穩壓之不對稱半橋,國立台灣科技大學電機工程系碩士論文,民國98年。
    [24] 黃鈞平,降壓饋入式同步倍流整流半橋轉換器之研究,國立成功大學電機工程系碩士論文,民國94年。
    [25] 朱偉誠,具鎖相迴路控制之LLC諧振式直流轉換器,國立成功大學電機工程系碩士論文,民國96年。
    [26] "SIMPLIS reference manual" Catena software Ltd
    http://www.catena.uk.com/site/downloads/manuals.htm
    [27] http://www.tdk.com.tw/index.php

    下載圖示 校內:2012-12-02公開
    校外:2012-12-02公開
    QR CODE