| 研究生: |
曾澤仁 Tseng, Tse-Jen |
|---|---|
| 論文名稱: |
應用變動式鋸齒波之高速暫態響應電壓模式控制切換式電壓調節器 Fast Transient Voltage-Mode Switching Voltage Regulator by Applying the Variable Ramp Signal Scheme |
| 指導教授: |
張簡樂仁
Chang-Chien, Le-Ren |
| 學位類別: |
碩士 Master |
| 系所名稱: |
電機資訊學院 - 電機工程學系 Department of Electrical Engineering |
| 論文出版年: | 2010 |
| 畢業學年度: | 98 |
| 語文別: | 英文 |
| 論文頁數: | 77 |
| 中文關鍵詞: | 暫態響應 、降壓型電壓調節器 |
| 外文關鍵詞: | Transient response, buck regulator |
| 相關次數: | 點閱:115 下載:2 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
本論文提出一個可提供高速負載暫態響應的降壓型電壓調節器。經由應用變動式鋸齒波在電壓模式控制上,切換式電壓調節器可以擁有簡易的電路設計、固定的切換頻率以及高速的負載暫態響應。在本論文中提出了變動式鋸齒波的電路模型及一個為變動式鋸齒波所設計的控制晶片,此晶片是經由台灣積體電路公司0.35微米製程所實現。在此晶片中具有控制電路及固態開關且控制電路可單獨視為控制器來使用,因此切換式電壓調節器的輸出功率可以經由使用外接開關而被提升。在本論文中有兩個實驗分別針對晶片上開關及晶片外開關來實現低、中功率的實驗。實驗結果顯示出變動式鋸齒波的負載暫態響應可以在10微秒內完成。
A Variable Ramp Signal (VRS) scheme which can provide fast load transient response is proposed. By applying the VRS scheme with the voltage-mode control, buck regulator can have simple circuit design, fixed switching frequency and fast load transient response. The circuit model and IC chip design for the VRS scheme are illustrated in detail in this thesis. The IC chip is fabricated by TSMC 0.35μm 2P4M process. The IC chip has the control circuit and the solid state switch, and the control circuit of the IC chip can serve as a controller independently so that the output power of buck regulator can be enhanced by using the off-chip switch. Two experiments for the on-chip switch and the off-chip switch are performed and the experimental results show that the load transient response for the VRS scheme is within 10μs.
[1] J. -M. Chang and M. Pedram, “Energy minimization using multiple supply voltages,” IEEE Trans. VLSI Syst., vol. 5 ,pp. 436-443, Dec. 1997.
[2] A. I. Pressman, Switching Power Supply Design, McGraw-Hill, 1999.
[3] C.-F. Lee, P. K. T. Mok, “A Monolithic Current-Mode CMOS DC-DC Converter With On-Chip Current-Sensing Technique,” IEEE J. Solid-State Circuits, vol. 39, no. 1, pp.3-14, Jan. 2004.
[4] W. R. Liou, M. L. Yeh, and Y. T. Kuo, “A High Efficiency Dual-Mode Buck Converter IC For Portable Applications,” IEEE Trans. Power Electron, vol. 23, no. 2, pp. 667–677, Mar. 2008.
[5] F. Su, W.-H. Ki, C.-Y. Tsui, “Ultra Fast Fixed-Frequency Hysteretic Buck Converter With Maximum Charging Current Control and Adaptive Delay Compensation for DVS Applications,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 815–822, Apr. 2008.
[6] Marty Brown, “Power Supply Cookbook,” Butterworth- Heinemann, 1994.
[7] D. Goder, W. R. Pelletier, “V2 architecture provides ultra-fast transient response in switching-mode power supplies,” in Proc. High Freq. Power Conv. Conf., pp19-23, 1996
[8] S. Qu, “Modeling and design consideration of V2 controlled buck regulator,” in Proc. IEEE Appl. Power Electron. Conf. Exp., pp. 507-513, Mar. 2001.
[9] K. M. Smedley, S. Cuk, “One-Cycle Control of Switching Converters,” IEEE Trans. Power Electronics, vol. 10, no. 6, pp.625-633, Nov. 1995
[10] J. Roh, “High-Performance error amplifier for fast-transient dc-dc converters,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 9, pp.591-595, Sep. 2005
[11] K.-H. Chen, H.-W. Huang, S.-Y. Kuo, “Fast-Transient DC–DC Converter With On-Chip Compensated Error Amplifier,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 12, pp. 1150–1154, Dec. 2007.
[12] P. Y. Wu, P. K. T. Mok, “A Monolithic Buck Converter With Near-Optimum Reference Tracking Response Using Adaptive-Output-Feedback,” IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2441–2450, Nov. 2007.
[13] Y. Y. Mai, P. K. T. Mok, “A Constant Frequency Output-Ripple-Voltage-Based Buck Converter Without Using Large ESR Capacitor,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 8, pp. 748–752, Aug. 2008.
[14] K. -S. Leung, S. -H. Chung, “Dynamic Hysteresis Band Control of the Buck Converter Wiith Fast Transient Response,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 7, Jul. 2005.
[15] D. Ma, W. –H. Ki and C. –Y. Tsui, “An Integrated One Cycle Control Buck Converter With Adaptive Output and Dual Loops for Output Error Correction,” IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 140–149, Jan. 2004.
[16] “Adding Extra Hysteresis to Comparators,” MAXIM, Application Note 3616.
[17] D. A. John, K. Martin, Analog Integrated Circuit Design, Wiley, 1999.
[18] R. Gregorian, Introduction to CMOS Op-Amps and Comparators, Wiley, 1999
[19] K. N. Leung, P. K. T. Mok, “A sub-1-V 15-ppm/°C CMOS bandgap voltage reference without requiring low threshold voltage device,” IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 526–530, Apr. 2002
[20] A. Hastings, The Art of Analog Layout, Englewood Cliffs, NJ: Prentice-Hall, 2001.