簡易檢索 / 詳目顯示

研究生: 趙億智
Chao, Yi-Chih
論文名稱: 用於H.264/AVC去方塊濾波器之高產能與資料再用架構
A High Throughput and Data Reuse Architecture for H.264/AVC Deblocking Filters
指導教授: 劉濱達
Liu, Bin-Da
楊家輝
Yang, Jar-Ferr
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年: 2006
畢業學年度: 94
語文別: 英文
論文頁數: 83
中文關鍵詞: 濾波器
外文關鍵詞: filter
相關次數: 點閱:66下載:1
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  •   本碩士論文中,我們實現出一個適用於H.264/AVC去方塊濾波器之高產能與資料再用架構。為了能加速濾波的速度,我們使用改善過後的濾波順序,在這個方式下,需要兩個暫存器矩陣以達到資料再用的效果。我們採用特殊的排列方式來編排記憶體中的像素,此方式可以不需額外時間,來完成水平和垂直方向的濾波。在一維濾波器的設計上,為了達到較好的效能,我們根據架構的特性,做兩級管線化的處理,也根據濾波的特性,以較小的面積來實現電路。在完整的架構中,總共需要兩個記憶體,一個是144×32位元的單埠記憶體,另一個是16×32位元的雙埠記憶體。

      在實現的數據中,我們可以得知總共需要16,600個邏輯閘,在佈局的實現上,總共的面積為184,900 μm2。然而,當我們要針對一個巨大區塊(macroblock)做濾波時,總共需要228個時脈週期數。整個架構可以達到的最大操作頻率為100 MHz,換言之,當時脈操作在85 MHz的頻率下,我們可以即時地針對4XGA (2048×1536)影像大小的畫面,且成功地實現去區塊濾波過程,而且此時的影像是以每秒30張畫面的方式撥放。

      In this thesis, we propose a high throughput and data reuse architecture of de-blocking filters for H.264/AVC. We modify the filtering order to speed up the deblocking filter processes. With this filtering order, there are two 4×4 register arrays needed for data reuse. In the arrangement of pixels in SRAMs, the GOP format is designed to achieve the fast access pixels instead of COP or ROP methods. Further, the two pipelined stages are realized in 1-D filter, and the fewer logic gate counts are implemented according to the characteristics of de-blocking filter processes. There are two SRAMs, 144×32 bits single-port SRAM and 16×32 bits two-port SRAM, exploited in this design.

      The simulation results show the total number of logic gate counts is 16.6k, and the core size of layout is 184,900 μm2. However, it needs 228 clock cycles to de-block one macroblock. This proposed architecture can be achieved with the clock frequency at 100 MHz. In other words, it can process the real-time deblocking of 4XGA (2048×1536) picture with 30 frames per second when the clock frequency is set to 85 MHz.

    Table of Contents i Acknowledgement iii Abstract iv List of Figures vi List of Tables viii Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Organization for the Thesis 3 Chapter 2 Basic Concepts of Video CODEC and Overview of H.264/AVC Video Coding Standard 4 2.1 Basic Concepts for Video Coding 4 2.2 Overview of H.264/AVC Video Coding Standard 8 2.2.1 Variable Block Size 10 2.2.2 Intra Prediction 11 2.2.3 Integer Transform 12 2.2.4 In-loop De-blocking Filter 14 2.2.5 Entropy Coding 15 Chapter 3 Classification of De-blocking Filters and H.264/AVC De-blocking Filter 17 3.1 Blocky Artifact 18 3.2 Difference between Post-processing and In-loop Filters 19 3.3 Boundary Strength and Filtering Order in H.264/AVC 22 3.4 Derivation of Threshod Variables 27 3.5 Filtering Process 34 3.5.1 Edges with BS less than 4 34 3.5.2 Edges with BS equal to 4 36 Chapter 4 Proposed Architecture for H.264/AVC De-blocking Filter 38 4.1 Overview of Related Research 39 4.2 Memory Arrangement and Organization 40 4.3 Modified Filtering Order 43 4.4 One Dimensional De-blocking Filter 44 4.4.1 Edges with BS less than 4 45 4.4.2 Edges with BS equal to 4 48 4.5 Entire De-blocking Filter Architecture 54 Chapter 5 Simulation Results and Verification 59 5.1 Simulation Results and Comparisons 59 5.2 Verification 62 5.3 Summary 73 Chapter 6 Conclusions and Future Works 74 6.1 Conclusions 74 6.2 Future Works 75 References 77 Publications 81

    [1] Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to about 1.5 Mbit/s – Part2: Video, ISO/IEC 11172, 1993.
    [2] Information Technology – Generic Coding of Moving Pictures and Associated Audio Information: Video, ISO/IEC 13818-2 and ITU-T Rec. H.262, 1996.
    [3] Information Technology – Coding of Audio-Visual Objects – Part2: Visual, ISO/IEC 14496-2, 1999.
    [4] Video Codec for Audiovisual Services at px64 kbits/s, ITU-T Rec. H.261 v1, 1990.
    [5] Video Coding for Low Bit Rate Communication, ITU-T Rec. H.263, 1998.
    [6] Joint Video Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, May 2003.
    [7] H. W. Park and Y. L. Lee, “A post processing method for reducing quantization effects in low bit-rate moving picture coding,” IEEE Trans. Circuits Syst. Video Technol., vol. 9, pp.161-171, Feb.1999.
    [8] S. D. Kim, J. Yi, H. M. Kim, and J. B. Ra, “A deblocking filter with two separate modes in block-based video coding,” IEEE Trans. Circuits Syst. Video Technol., vol. 9, pp.156-160, Feb. 1999.
    [9] T. Jarske, P. Haacisto, I. Defee, ”Post-filtering methods for reducing blocking effects from coded images,” IEEE Trans. Consumer Electron., vol. 39, pp.510-513, Aug. 1994.
    [10] Y. F. Hsu and Y. C. Chen, “A new adaptive separable median filter for removing blocking effects,” IEEE Trans. Consumer Electron., vol. 2, pp.91-95, Mar. 1993.
    [11] A.Zakhor, “Iterative procedures for reduction of blocking effects in transform image coding,” IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp.91-95, Mar. 1992.
    [12] P. L. Combettes, “The foundations of set theoretic estimation,” Proc. IEEE, vol. 81, pp.182-208, Feb. 1993.
    [13] Y. Tang and N. P. Galatsanos, “Removal of compression artifacts using projections onto convex sets and line process modeling,” IEEE Trans. Image Processing, vol. 6, pp.1345-1357, Oct. 1997.
    [14] Y. Jeong, I. Kim, and S. Lee, “On the POCS-based post processing technique to reduce blocking artifacts in transform coded images,” IEEE Trans. Circuits Syst. Video Technol., vol. 10, pp.617-623, June 2000.
    [15] C. B. Wu, B. D. Liu, and J. F. Yang, “Adaptive postprocessors with DCT-based block classifications,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, pp. 365-375, May 2003.
    [16] J. Luo, C. W. Chen, K. J. Parker, and T. S. Huang, “Artifact reduction in low bit rate DCT-based image compression,” IEEE Trans. Image Processing, vol. 5, pp.1363-1368, Sep.1996.
    [17] T. S. Liu and N. Jayant, “Adaptive post-processing algorithm for low bit rate video signals,” IEEE Trans. Image Processing, vol. 4, pp.1032-1035, July 1995.
    [18] T. P. O’rouke and R. L. Stevenson, “Improved image decompression for reduced transform coding artifacts,” IEEE Trans. Circuits Syst. Video Technol., vol. 5, pp. 298-304, Aug. 1995.
    [19] Y. L. Lee, H. C. Kim, and H. W. Park, “Blocking effect reduction of JPEG images by signal adaptive filtering,” IEEE Trans. Image Processing, vol. 7, pp. 229-234, Feb. 1998.
    [20] S. C. Hsia “High Definition video decoding and processing algorithms with their VLSI architectures,” Ph.D. Dissertation, National Cheng Kung University, 1996.
    [21] V. Bhaskaran and K. Konstantinides, Image and Video Compression Standards: Algorithms and Architectures. Boston, MA: Kluwer Academic, 1997.
    [22] T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra, “Overview of the H.264/AVC video coding standard,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, pp. 560-576, July 2003.
    [23] I. E. G. Richardson, H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia. Chichester, UK: John Wiley & Sons, 2003.
    [24] Z. Zhou, H.264/MPEG-4 AVC Codec Optimization. [Online]. Available: http://students.washington.edu/~zhouzhi/Research_files/image004.jpg
    [25] P. List, A. Joch, J. Lainema, G. Bjontegaard, and M. Karczewicz, “Adaptive deblocking filter,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, pp. 614-619, July 2003.
    [26] J. Chou, M. Crouse and K. Ramchandran, “A simple algorithm for removing blocking artifacts in block transform coded images,” IEEE Signal Process. Lett., Feb. 1998.
    [27] S. Hong, Y. Chan and W. Siu, “A practical real-time post-processing technique for block effect elimination,” in Proc. IEEE ICIP, Sep. 1996, pp.21-24.
    [28] T. Meier, K. Ngan and G. Crebbin, “Reduction of coding artifacts at low bit rates,” in Proc. SPIE Visual Communications and Image Processing, vol. 2898, pp. 2-10, Jan. 1998.
    [29] Y. W. Huang, T. W. Chen, B. Y. Hsieh, T. C. Wang, T. H. Chang, and L. G. Chen, “Architecture design For Deblocking Filter In H.264/JVT/AVC,” in Proc. IEEE ICME, July 2003, pp. 693-696.
    [30] M. Sima, Y. Zhou, and W. Zhang, “An efficient architecture for adaptive deblocking filter of H.264/AVC video coding,” IEEE Trans. on Consumer Electron., vol. 50, pp. 292-296, Feb. 2004.
    [31] B. Sheng, W. Gao, and D. Wu, “An implemented architecture of deblocking filter for H.264/AVC,” in Proc. IEEE ICIP, Oct. 2004, pp. 665-668.
    [32] C. C. Cheng, and T. S. Chang, “An hardware efficient deblocking filter for H.264/AVC,” in Proc. IEEE ICCE, Jan. 2005, pp. 235-236.
    [33] L. Li, S. Goto, and T. Ikenaga, “An efficient deblocking filter architecture with 2-dimensional parallel memory for H.264/AVC,” in Proc. IEEE ASP-DAC, Jan. 2005, pp. 623-626.
    [34] T. M. Liu, W. P. Lee, T. A. Lin, and C. Y. Lee, “A memory-efficient deblocking filter for H.264/AVC video coding,” in Proc. IEEE ISCAS, May 2005, pp. 2140-2143.
    [35] S. Y. Shih, C. R. Chang, and Y. L. Lin, “A near optimal deblocking filter for H.264 advanced video coding,” in Proc. IEEE ASP-DAC, Jan. 2006, pp. 170-175.

    下載圖示 校內:2007-07-27公開
    校外:2007-07-27公開
    QR CODE