本篇論文提出一個應用於調頻前端接收器的互補金氧半頻率合成器。台灣目前所使用的調頻廣播系統頻帶為88.1MHz~107.9MHz，每個頻道寬度為200kHz，共有100個頻道可供選擇。因為混波器輸出頻率規格為225kHz，提供給後端帶通濾波器使用，故頻率合成器的輸出頻率為88.325MHz~108.125MHz；本次設計的電路輸出頻率範圍為87.725MHz~108.125MHz。
　　針對上述規格，此頻率合成器基於鎖相迴路的架構，採用輸入頻率為6.5MHz，內部電路包含有：三態相位頻率偵測器；充電器與迴路濾波器；此電路操作在100MHz左右的低頻範圍，若使用製程提供的被動電感實現震盪器，則有極大面積以及Q值較差的缺點，故採用主動電感式電壓控振盪電路來取代被動電感，可以大幅縮小面積與功率消耗，但主動電感的相位雜訊高於被動電感；四相位產生器可從壓控振盪電路的輸出再產生四個相差90∘相位的輸出頻率傳送給混波器；基於較低的輸入頻率，我們採用小數除頻器增加迴路頻寬來縮短鎖定的時間。
　　所設計的頻率合成器是實現於0.18μm 1P6M互補金氧半製程，主動面積為0.35x0.37mm。功率消耗為43.5mW。

　　This thesis presents a CMOS 88~108-MHz frequency synthesizer for FM receiver front-end. The frequency band of FM broadcast system in Taiwan is at 88.1MHz ~ 107.9MHz. There are 100 channels for choosing and channel spacing is 200kHz. Because the specification of mixer output frequency is 225kHz which is for bandpass filter, the output frequency range of frequency synthesizer is 88.325MHz ~ 108.125MHz. In this design, the output frequency range of the circuit is 87.725MHz ~ 108.125MHz.
　　For the specification described above, the input reference frequency of the frequency synthesizer based on Phase-Locked Loop (PLL) is 6.5MHz. The circuit contains several components: Tri-state Phase/Frequency Detector (PFD); Charge-pump and Loop-filter; The circuit operates at the low frequency about 100MHz, there will be some drawbacks that chip area is very large and low Q factor of oscillation if we use the process passive inductor for realizing oscillator. Therefore, we replace the passive inductor by an active inductor for voltage-controlled oscillator (VCO). The goal of small chip area and low power consumption can be approached. But the phase noise of active inductor is higher than passive inductor; Four-phase Generator from VCO to mixer will generate four phases each difference is 90∘; We use Fractional-N Divider in this designation in order to satisfy the lower input frequency and shorten lock time by increasing the loop bandwidth.
　　We design the frequency synthesizer in CMOS 0.18μm 1P6M process. Active area is 0.35x0.37mm. Power consumption is 43.5mW.

[1] T. Okanobu, T. Tsuchiya, K. Abe, and Y. Ueki, “A Complete Single Chip AM/FM Radio Integrated circuit,” IEEE Trans. Consumer Electronics, vol. CE-28, pp. 652-664, Dec. 1983.

[2] B. S. Song, and J. R. Barner, “A CMOS Double-Heterodyne FM Receiver,” IEEE J. Solid-State Circuits, vol. SC-21, no. 6, pp. 916-923, Dec. 1986.

[3] T. Okanobu, H. Tomiyama, H. Arimoto, “Advanced Low Voltage Single Chip Radio IC,” IEEE Trans. Consumer Electronics, vol. CE-28, pp. 465-475, Aug. 1992.

[4] J. Atwood, “Why 88 to 108? The History of Early FM Radio,” Vacuum Tube Valley, No. 4, Summer 1996.

[5] T. H. Lee, The Deign of CMOS Radio-Frequency Integrated Circuits, Cambridge, 1998

[6] I. A. Koullias, et al. “A 900MHz Transceiver Cjop Set for Dual-Mode Cellular Radio Mobile Terminals,” Digest of Technical Papers, International Solid-State Circuits Conference, pp. 140-141, February 1993.

[7] H. Sato, K. Kashiwagi, K. Niwano, T. Iga, T. Ikeda, K. Mashiko, “A 1.9GHz Single-Chip IF Transceiver for Digital Cordless Phones,” Digest of Technical Papers, International Solid-State Circuits Conference, pp. 342-343, February 1996.

[8] C. Marshall, F. Behbahani, W. Birth, A. Fotowat, T. Fuchs, R Gaethke, E. Heimerl, S. Lee, P. Moore, S Navid, E. Saur, “A 2.7V GSM Transceiver IC with On-Chip Filtering,” Digest of Technical Papers, International Solid-State Circuits Conference, pp. 148-149, February 1995.

[9] T. Stetzler, I. Post, J. Havens, M. Koyama, “A 2.7V to 4.5V Single-Chip GSM Transceiver RF Integrated Circuit,” Digest of Technical Papers, International Solid-State Circuits Conference, pp. 150-151, February 1995.

[10] T. Cho, E. Dukatz, M. Mack, D. MacNally, M. Marringa, S. Mehta, C. Nilson, L. Plouvier, S. Rabii, “A Single-Chip CMOS Direct-Conversion Transceiver for 900MHz Spread-Spectrum Digital Cordless Phones,” Digest of Technical Papers, International Solid-State Circuits Conference, pp. 228-229, February 1999.

[11] T. Cho, G. Chien, F. Brianti, and P. R. Gray, “A Power-Optimized CMOS Baseband Channel Filter and ADC for Cordless Application,” Digest of Technical Papers, Symposium on VLSI Circuits, Honolulu, HI. Pp. 64-65, June 1996.

[12] P. J. Chang, A. Rofougaran, and A. A. Abidi, A CMOS Channel-Select Filter for a Direct-Conversion Wireless Receiver,“ Digest of Technical Papers, Symposium on VLSI Circuits, Honolulu, HI. Pp. 62-63, June 1996.

[13] D. K. Weaver. “A Third Method of Generation and Detection of Single-Sideband Signals,” Proc. IRE, vol. 44, pp. 1703-1705, Dec. 1956

[14] M.Banu, H. Wang, M.Seidel, M.Tarsia, W.Fischer, J.Glas, A.Dec, V. Boccuzzi, “A BiCMOS Double-Low-IF Receiver for GSM,” Digest of Technical Papers, IEEE Custom Integrated Circuits Conference, pp. 521-524, May 1997.

[15] J. C. Rudell, J. J. Ou, T. Cho, G. Chien, F. Brianti, J. Weldon, And P. R. Gray, “A 1.9GHz Wide-Band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications,” Digest of Technical Papers, International Solid-State Circuits Conference, pp. 304-305, February 1995.

[16] J. C. Rudell, J. J. Ou, T. Cho, G. Chien, F. Brianti, J. Weldon, And P. R. Gray, “A 1.9GHz Wide-Band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications,” IEEE J. of Solid-State Circuits, vol. 32, no. 12, pp. 2701-2088, Dec. 1997

[17] J. C. Rudell, J. J. Ou, R. S. Narayanaswami, G. Chien, J. A. Weldon, L. Lin, K. C. Tsai, L. Tee, K. Khoo, D. Au, T. Robinson, D. Gerna, M. Otsuka, and P. R. Gray, “Recent Development in High Integration Multi-Standard CMOS Transceivers for Personal Communication Systems,” 1998 International Symposium on Low Power Electronics, Monterey, California, Sep.1998

[18] M. J. Gingell, “Single Sideband Modulation Using Sequence Asymmetric Polyphase Networks,” Elect. Communication, vol. 48, pp. 21-25, 1973.

[19] Bar- Giora Goldberg, Digital Technique in frequency synthesis, McGraw-Hill, New York, USA , 1996.

[20] J. Tierney, C. M. Rader, and B. Gold, “A Digital Frequency Synthesizer,” IEEE Transaction of Audio Electroacoustics, pp. 48-57, 1971.

[21] B. Razavi, RF Microelectronics, Prentice Hall PTR, NJ, USA, 1998

[22] G. Chien, and P. R. Gray, “A 900-MHz Local Oscillator using a DLL-based Frequency Multiplier Technique for PCS Applications,” Digest of Technical Papers, International Solid-State Circuit Conference, pp. 202-203, Feb. 2000.

[23] Guan-Chyun Hsieh, and James C. Hung, “Phase-Locked Loop Techniques－A Survey,” IEEE Transactions on Industrial Electronics, vol. 43, no. 6, December 1996.

[24] B. Razavi, Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design, IEEE Press, NY, 1996.

[25] J. Craninckx, and M. S. J. Steyaert, “A 1.8-GHz CMOS Low-Phase-Noise Voltage-Controlled Oscillator with Prescaler,” IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1474-1481, Dec. 1995.

[26] A. M. Niknejad, and R. G. Meyer, “Analysis, Design and Optimization of Spiral Inductors and Transformers for Si RF IC’s,” IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1470-1481, Oct. 1998.

[27] J. Crols, P. Kinget, J. Craninckx, and M. S. J. Steyaert, “An Analytical Model of Planar Inductors on Lowly Doped Silicon Substrates for High Frequency Analog Design up to 3GHz,” Symposium On VLSI Circuits Digest of Technical Papers, pp. 28-29, June 1996.

[28] A. Thanachayanount, “CMOS Transistor-Only Active Inductor for IF/RF Applications,” IEEE ICIT 2002, vol. 2, pp. 11-14, Dec. 2002.

[29] A. Thanachayanount, and A. Payne, “CMOS Floating Active Inductor and Its Applications to Bandpass Filter and Oscillator Designs,” IEE Procs. Circuits, Devices and Systems, vol.147, no.1, pp.42-48, Feb. 2000.

[30] M. Grozing, A. Pascht, and M. Berroth, “A 2.5V CMOS Differential Active Inductor with Tunable L and Q for Frequencies Up to 5GHz,” 2001 RFIC Digest of Papers, pp 271-274, May, 2001

[31] Y. Wu, X. Ding, M. Ismail, and H. Olsson, “RF Bandpass Filter Design Based on CMOS Active Inductors,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 50, NO. 12, Dec. 2003

[32] B. Razavi, Design of Integrated Circuits for Optical Communications, McGRAW-HILL, NY, USA, 2003

[33] A. Hajimiri and T. H. Lee, “A General Theory of Phase Noise in Electrical Oscillators,” IEEE Journal of Solid-State Circuits, vol.33, pp. 179-194, Feb. 1998

[34] B. Razavi, Phase-Locking in High-Performance Systems from Devices to Architectures, IEEE Press, NY, 2003

[35] L. Lin, L. Tee, and P. R. Gray, “A 1.4GHz Differential Low-Noise CMOS Frequency Synthesizer Using a Wideband PLL Architecture,” ISSCC Digest of Technical Papers.

[36] L. Yang, Y. Zhou, and J. Yuan, “A Non-Feedback Multiphase Clock Generator Using Direct Interpolation,” Circuits and Systems, 2002, MWSCAS-2002, vol. 1, pp.4-7, Aug. 2002.

[37] T. Nakagawa, and T. Tsukahara, “A Low Phase Noise C-Band Frequency Synthesizer Using a New Fractional-N PLL with Programmable Fractionality,” IEEE Transactions on Microwave Theory and Techniques, vol.44, pp.344-346, Feb. 1996.