鑽石砂輪表面有人工鑽石，而印刷電路板上有許多凹洞，這些鑽石或凹洞會在相位移條紋圖中造成錯誤的灰階，因此會造成三維形貌的計算錯誤。在升溫取像中，由於加熱燈管亮度會影響到條紋圖像的灰階，所以必須先關閉加熱燈管然後再擷取影像，因此設定開始擷取影像的條件會影響到等待的時間以及擷取時溫度。
本文利用四影像平均法與影像平均相減法，繪出直方圖並設定臨界值，以區分條紋圖上的亮、暗點，並將所搜尋出的點以周圍正確的灰階平均取代。所搜尋出的亮、暗點顆粒大小與實際的顆粒大小會有0~2個像素的誤差，因此會造成像位展開錯誤，利用中值濾波來消除此誤差使其能順利相位展開。另外在升溫取像中，則是利用偵測溫度法與偵測灰階法來判斷取像時機，比較偵測溫度法與偵測灰階法所需時間及擷取時溫度，可看出偵測灰階法所需等待時間較短，且溫度愈接近常溫所需等待時間愈短。

Grinding wheel surface contains artificial diamonds. And printed circuit board contains many cavities on the surface. These diamonds and cavities lead to wrong gray level on phase-shifting patterns, and results the error when calculating 3D surface profile. Because the light of the heating tube will influence the gray level of phase-shifting patterns, it needs to shut down the heating tube first and then capture the images. Setting the conditions of when to begin to capture the images will affect the time we wait and the temperature we capture.
In this article, four frames average method and average subtraction method are used to draw the histogram and set thresholds to distinguish bright spots and dark spots on the phase-shifting patterns. Then all the gray level of these spots is replaced by the gray level of averaging gray level in local neighborhood. Besides, we use detection of temperature method and detection of gray level method to decide the timing of capturing images.
The error of the size of bright spots and dark spots between real and our experiment are 0~2 pixels, so it makes wrong phase unwrapping. In the article, median filtering is used to eliminate the error and unwrap phase smoothly. While capturing thermal images, we compare the time we wait and the temperature we capture in detection of temperature method by detection of gray level method. It can be obviously noted that the time is shorter in detection of gray level method and it is even more obvious when the temperature is more close to room temperature.

1. Y. Kwon, S. Danyluk, L. Bucciarelli and J. P. Kalejs, “Residual Stress Measurement in Silicon Sheet By Shadow Moire Interferometry, ”Journal of Crystal Growth, Vol.82, No.1-2, pp.221-227, Jul 22-25, 1986.
2. R. C. Schwarz, “Determination of Out-of-Plane Displacements And The Initiation of Buckling In Composite Structural Elements, ”Experimental Techniques, Vol.12, No.1, pp.23-28, January, 1988.
3. R. Stiteler, I. C. Ume, “In-Process Board Warpage Measurement in a Lab Scale Wave Soldering Oven,”IEEE Transactions on Components, Packaging, And Manufacturing Technology, Part A, Vol.19, No.4, pp.562-569, December,1996.
4. R. Stiteler, I. C. Ume, “System for Real-Time Measurement of Thermally Induced PWB/PWA Warpage, ” Journal of Electronic Packaging, Vol.119, pp.1-7, March, 1997.
5. W. Chung; L. Wen, “Measurement of warpage of electronic packagings after machining by phase-shifting shadow moire method ” Source Proceedings of SPIE - The International Society for Optical Engineering, v 4537, pp 20-24, 2001.
6. Y.A. Moreno, “Moire technique and measurement of vibrations”Proceedings of SPIE - The International Society for Optical Engineering, v 4419, pp 202-205, 2001
7. S.P Cao., K.A. Ngoi, Y.F Song, L. Lim, “A new Moire method for industry on-line measurement” Source: Proceedings of SPIE - The International Society for Optical Engineering, v 4317, pp 186-191, 2001
8. W. Yinyan and H. Patrick, “Measurement of Thermally Induced Warpage of BGA Packages/Substrates Using Phase-Stepping Shadow Moire, ” IEEE/CPMT Electronic Packaging Technology Conference, pp.283-289, 1997.
9. W. Yinyan and H. Patrick, “On-line Measurement of Thermally Induced Warpage of BGAs with High Sensitivity Shadow Moire, ” The International Journal of Microcircuits and Electronic Packaging, Vol.23, No.2, pp.191-196, Second Quarter 1998.
10. Y. Polsky, W. Sutherlin, and I. Charles, “A Comparison of PWB Warpage Due to Simulated Infrared and Wave Soldering Processes, ” IEEE Transactions On Electronics Packaging Manufacturing, Vol.23, No.3, pp.191~199, July, 2000.
11. K. Verma, D. Columbus, B. Han and B. Chandran, “Real-Time Warpage Measurement of Electronic Components With Variable Sensitivity, ” Electronic Components and Technology Conference, IEEE, pp.975-980, 1998.
12. K. Verma, D. Columbus and B. Han, “Development of Real Time/Variable Sensitivity Warpage Measurement Technique and its Application to Plastic Ball Grid Array Package,” Transactions On Electronics Packaging Manufacturing, IEEE, Vol.22, No.1, pp.63-70, January 1999.
13. P. Geng, S. Cho, H. Hsiao and J. Kuchy, “Application of shadow moiré technique board level manufacturing technologies,” Electronic Components and Technology Conference, IEEE, pp.1816-1820, 2006.
14. 陳志松, “應用光測力學在電子構裝之量測分析, ” 國立臺灣大學應用力學研究所碩士論文, 2000.
15. 鄭仲豪, “應用相位移陰影疊紋量測高溫下晶圓的變形”,國立成功大學機械工程學系碩士論文, 2002。
16. 莊佳橙, “應用自動化相位移陰影疊紋系統量測晶圓外型”,國立成功大學機械工程研究所碩士論文, 2003。
17. 陳璟照, “應用陰影疊紋法量測電子元件的共面性與翹曲量”,國立成功大學機械工程研究所碩士論文,2008。
18. 陳郁升, “應用陰影疊紋法量測砂輪和木材三維表面形貌”,國立成功大學機械工程研究所碩士論文,2009。
19. JEDEC STANDARD,“Coplanarity Test for Surface-Mount Semiconductor, ”2003.
20. JEDEC STANDARD,“High Temperature Package Warpage Measurement Methodology, ”2005.
21. 楊韶綸, “條紋反射法之向量解析與應用”,國立成功大學機械工程研究所碩士論文,2007。
22. W.W.Macy,“Two-Dimensional Fringe-Pattern Analysis,”
Applied Optics Vol.22 No.23,3898-3901,1983.
23. 廖紹剛，“數位影像處理”，台灣培生教育出版股份有限公司，2003。