所謂具有時間限制之生產問題為產品在兩特定製程間，必須在特定時間內加工完成，否則產品成為不良品之機率就大為提升，然而，現今產業競爭激烈，必須提供大量且客製化的產品給予顧客，才能使工廠具有競爭力，如此便使得生產型態變得複雜；另一方面，由於科技產業原物料以及機台成本相當昂貴，故適當的規劃產能使得機台利用率高又可以維持目標的良率水準為一相當重要的議題。故本研究將考量一具有整體時間限制之零工式生產型態，並發展合適此問題之現場控管方法，其中包含了投料法則以及派工法則。投料法則是利用控制產品進入生產系統加工的時間點，使生產系統免於負載過重而有許多不良品產出的情形發生，而派工法則是以等候理論為基礎去衡量哪個產品必須先行進入工作站加工，使其變成不良品的機率減少。最後以模擬實驗的方式分析各種方法對於與具有整體時間限制之生產型態其良率以及服務水準之績效，另外，也衡量在使用各種管制方法下能夠滿足預期之良率水準及服務水準下所需要用來生產之機台數量。由模擬結果顯示出，加入投料法則以及派工法則之系統可以使得產品良率以及服務水準大為提升，並且也可用較低的機台使用數量生產即可達到要求的服務水準以及良率水準。

The production problem with time constraints means that the process must be completed within a specific time period between two specific processes, otherwise the defective rate of product will be increased. In the highly competitive industry, companies must provide large amount of customized products for customers in order to maintain their competitive ability, which will make the production environment has become more complex. On the other hand, the cost of raw materials and machines of the technology industry is very expensive, therefore to maintain highly utilization of machine and the target yield of product are very important issues.
This study will consider a Job-shop production environment with total time constraint, and develop appropriate release rule and dispatching rule to this problem. The release rule is to control the entry time of products in order to avoid the production system become overloaded; and the dispatching rules are based on the queuing theory to decide which job should be processed first. Finally, using the simulation approach to analyze the performance, the yield and the service level of each control method, and also find the minimize number of machines we need to achieve to the target yield and the service level under each control method.
By the simulation result, the appropriate release rule and dispatching rule will have a great improvement to the yield and the service level, and also can achieve the target yield and the service level by using less number of machines.

中文部分:
巫啟章，「半導體晶圓製造廠中等候時間限制作業的放行控制方法」，清華大學工業工程研究所碩士論文，西元2006年。
林則孟，「生產計劃與管理」，華泰文化事業股份有限公司，西元2006年。
黃英鈺，「晶圓製造廠內時間限制機台之現場控管模式」，中華大學科技管理研究所碩士論文，西元2004年。
黃家常，「考量等候時間限制之半導體製造在製品分配及控制方法」，清華大學工業工程研究所碩士論文，西元2007年。
劉采風，「時間限制下晶圓廠批量機台之現場控管模式」，中華大學科技管理研究所碩士論文，西元2006年。

英文部分:
Adams, J., Balas E., & Zawack D., The Shifting Bottleneck Procedure for Job Shop Scheduling. Management Science, 34, 391-401, 1988.
Applegate, D., & Cook, W., A Computational Study of the Job-Shop Scheduling Problem.Operations Research Society of America, 3, 149-156, 1991.
Atwater, J. B., & Satya, S. C., Does protective capacity assist managers in competing along time-based dimensions? Production and Inventory Management, 35, 53-59,1994.
Christie, R. M. E., & Wu, S. D., Semiconductor capacity planning: stochastic modeling and computational studies, IIE Transactions, 34, 131-143, 2002.
Chung, J., & Jang J., A WIP Balancing Procedure for Throughput Maximization in Semiconductor Fabrication. IEEE Transactions on Semiconductor Manufacturing, 22, 381-390, 2009.
Chen, M., Sarin, S. C., & Peake, A., Integrated Lot Sizing and Dispatching in Wafer Fabrication. Production Planning & Control, 21, 485-495, 2010.
Kadipasaoglu, S. N., Xiang, Hurley, W. S. F., & Khumawala, B. M. A., study on the effect of the extentand location of protective capacity in flow systems, International Journal of Production Economics, 63,217-228, 2000.
Kreipl S., A Large Step Random Walk for Minimizing Total Weighted Tardiness in a Job Shop. Journal of Scheduling, 3, 125-138, 2000.
Leachman, R.C., Solorzano, M., & Glassey, C.R., A Queue Management Policy for the Release of Factory Work Orders, Eng. System Research Center, University of California, Berkeley. Rep, 88-19, 1988.
Pai, P. F., Lee C. E., & Su T. H., A Daily Production Model for Wafer Fabrication. The International Journal of Advanced Manufacturing Technology, 23, 58-63, 2004.
Robinson, K. J., & Giglio, R., Capacity Planning for Semiconductor Wafer Fabrication with Time Constraints between Operations. Proceedings of the 1999 Winter Simulation Conference, 880-887, 1999.
Scholl, W. ,& Domaschke, J., Implementation of Modeling and Simulation in Semiconductor wafer Fabrication with Time Constraints between Wet Etch and　Furnace Operations, IEEE Transactions on Semiconductor Manufacturing, 13, 273-277, 2000.
Tu Y. M., & Li R. K., Constraint Time Buffer Determination Model. International Journal of Production Research, 36, 1091-1103, 1998.
Tu Y. M., & Liou C. S., Capacity Determination Model with Time Constraints and Batch Processing in Semiconductor Wafer fabrication. Journal of the Chinese Institute of Industrial Engineers, 23, 192-199, 2006.
Tu Y. M., & Chen H. N., Tool Portfolio Planning in the Back-End Process of Wafer Fabrication with Sequential Time Constraints. Journal of the Chinese Institute of Industrial Engineers, 26, 60-69, 2009.
Whitt W., Approximations for the GI/G/M Quene. Production and Operations Management, 2, 114-161, 1993.
Zhang, H., Jiang, Z., & Guo, C., An Optimized Dynamic Bottleneck Dispatching Policy for Semiconductor Wafer Fabrication. International Journal of Production Research, 47, 3333-3343, 2009.