本論文以TSMC 0.25μm 1P5M及0.35μm 1P4M CMOS製程，來設計應用於數位電視寬頻調諧器及數位音訊廣播接收機之頻率合成器RFIC。頻率合成器規畫上，數位電視寬頻調諧器所使用之射頻頻段為48~860MHz，升頻後之第一中頻選定為1489MHz，本地振盪為1489~2349MHz。數位音訊廣播接收機中L-Band射頻頻段為1452~1492MHz，中頻選定為172~212MHz，本地振盪訊號為固定1280MHz；而降頻至第一中頻後，再利用一VHF-Band頻率合成器將第一中頻訊號再降頻至第二中頻43MHz。
RFIC晶片採用打鎊線至PCB上進行量測。數位電視寬頻壓控振盪器(0.25μm)量測特性為:在控制電壓為1.1~2.5V時，輸出頻率為1907~2359MHz；可調頻率範圍為452MHz，相位雜訊為-97dBc/Hz@100KHz；數位音訊廣播L-Band降頻器之鎖相迴路本地振盪器(0.25μm) 量測特性為:輸出頻率1239MHz，相位雜訊-107dBc/Hz@100KHz，除數128除頻器之可除頻率範圍為80MHz到3GHz；數位音訊廣播VHF-Band頻率合成器(0.35μm)量測所得輸出頻率為33.1MHz~4.08MHz，可程式除頻器可除頻數目為2150 ~2550，可除頻率範圍為20MHz~750MHz。
本論文並另有設計0.18-μm CMOS製程之使用開關切換2.4/5.7GHz雙頻帶壓控振盪器及數位電視調諧器寬頻壓控振盪器(列於附錄)。雙頻帶VCO輸出頻率為4723~4808MHz及2277~2556MHz (相位雜訊約-93.6dBc/Hz 及 -100dBc/Hz @100kHz)。寬頻DTV VCO 輸出頻率為1354~2076MHz，相位雜訊約為-100.7dBc/Hz @100kHz，經buffer amp輸出的功率最高約為7.8dBm。

This thesis presents the development of CMOS frequency synthesizer RFICs for the DTV broadband RF tuner and DAB receiver applications. The RFICs are fabricated in TSMC standard 0.25m and 0.35m CMOS process. The circuit measurement is performed using a FR-4 PCB test fixture. The RF frequency to the DTV tuner ranging from from 48 to 860 MHz is up-converted to a 1489MHz first IF and the LO is from 1489 to 2349MHz. The designed DTV broadband CMOS frequency synthesizer (0.25μm) has an output frequency from 1907 to 2359MHz with a phase noise of -97dBc/Hz@100KHz. The RF of L-band DAB receiver is from 1452 to 1492 MHz, with a PLO is at 1280MHz, the first IF is from 172 to 212MHz. With a VHF frequency synthesizer for channel selection, the first IF is down-converted to the second IF at 43MHz. The designed DAB CMOS PLO (0.25μm) has an output frequency at 1239 MHz with a phase noise of -107dBc/Hz@100KHz. The designed VHF CMOS frequency synthesizer (0.35μm) has an output frequency from 33.1MHz to 4.08MHz. The programmable divider has a dividing ratio from 2150 to 2550.
In the appendix, a 2.4/5.7GHz dual-band 0.18-m CMOS VCO with switched tuning and a 0.18-m broadband CMOS VCO for DTV tuner application is presented. The dual-band VCO has an output frequency from 4723MHz to 4808MHz and 2277MHz to 2556MHz with a phase noise of -93.6dBc/Hz and -100dBc/Hz @100kHz, respectively. The broadband DTV VCO has an output frequency from 1354 MHz to 2076MHz with a phase noise of -100.7dBc/Hz @100kHz and an output power of 7.8dBm with a buffer amplifier.

[1] 楊秋男, “數位電視的現狀與未來,” 資訊尖兵雜誌, 經濟部技術處發行, 民國九十二年八月。
[2] K. Taura, et al., “A Digital Audio Broadcasting (DAB) Receiver,” IEEE Transactions on Consumer Electronics, Vol.42, No, 3, pp. 322-327, August 1996.
[3] 王仲宗，數位音訊廣播接收機 L 頻帶降頻器及相關單晶射頻微波積體電路之研製，國立成功大學電機工程學研究所碩士論文，民國八十七年。
[4] Samsung, “DVB-T TV-Tuner,” TDTC9251DV01C data sheet, 2003
[5] S. Birleson, J. Esquivel, P. Nelsen, J. Norsworthy, and K. Richter, “Silicon Single-chip Television Tuner Technology,” Consumer Electronics, ICCE. 2000, Digest of Technical Papers, Page(s): 38-39.
[6] Microtune, “Single-chip silicon tuner,” MT2050 data sheet, 2003
[7] 余永凌，高畫質電視/互動電視50-850MHz寬頻帶雙差頻調諧器射頻前端模組之設計製作，國立成功大學電機工程研究所碩士論文，民國八十七年。
[8] J. Craninckx and M. Steyaert, Wireless CMOS Frequency Synthesizer, Kluwer Academic Publishers, Boston, USA, 1998.
[9] N. H. E. Weste, K. Eshraghian, 黃淑絹(編譯), CMOS VLSI 設計原理, 偉明圖書有限公司, 1999
[10] W.-H. Lee, J.-D. Cho, S.-D. Lee, “A High Speed and Low Power Phase-Frequency Detector and Charge-pump,” Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific, vol.1, pp. 269-272 ,1999 .
[11] 朱元凱，應用於802.11a WLAN之5GHz U-NII頻帶降頻器CMOS RFIC，國立成功大學電機工程研究所碩士論文，民國九十一年。
[12] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill companies, New York USA, 2001.
[13] M. Tiebout, “Low-power Low-Phase-Noise Differentially Tuned Quadrature VCO Design in Standard CMOS,” IEEE J. of Solid-State Circuits, vol.36, No. 7, pp. 1018-1024, July 2001.
[14] T.-H. Lin and W. J. Kaiser, “A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop,” IEEE J. of Solid-State Circuits, vol.36, no. 3, pp. 424-431, March 2001.
[15] B. Razavi, RF Microelectronics, Prentice-Hall, Inc., 1998.
[16] 袁杰，高頻通信電路設計-振盪電路相鎖環路及頻率合成器，全華書局，民國八十三年。
[17] 于宗仁，應用在HDTV/ITV寬頻帶射頻調諧器及900-MHz/2.4GHz無線通訊之頻率合成器的設計，國立成功大學電機工程研究所碩士論文，民國八十六年。
[18] D. B. Leeson, “A Simplified Model of Feedback Oscillator Noise Spectrum,” Proceedings of the IEEE, vol. 42, February 1965, pp. 329-330.
[19] A. Hajimiri and T. H. Lee,　“Oscillator phase noise: a tutorial,” IEEE J. of Solid-State Circuits, vol.32, No. 3, pp. 326 -336, March 2000.
[20] 邱永明，應用於2.4及5.7GHz 802.11 WLAN之CMOS 單晶射頻積體電路，國立成功大學電機工程研究所碩士論文，民國九十二年。
[21] N. Scheingerg, et. al., “A GaAs upconverter integrated circuit for a double conversion cable TV set-top-box tuner,” IEEE Journal of Solid-State Circuits, vol.29, no.6, pp. 688-692, June 1994.
[22] EPCOS, “Low-loss SAW filter,” B7828 data sheet, Feb. 2003
[23] M. Mansuri, D. Liu, and C.-K. Yang, “Fast Frequency Acquisition Phase-Frequency Detectors for Gsamples/s Phase-Locked Loops”, IEEE J. Solid-State Circuits, vol. 37, no. 10, October 2002.
[24] R. C. Chang and L.-C. Kuo, “A New Low-Voltage Charge Pump Circuit for PLL,” IEEE International Symposium on Circuits and Systems ISCAS, pp.701-703, May 28-31, 2000.
[25] D. M. Bram, I. Nobuyuki, B. Marc, and S. Michiel, “A 1.8 GHz highly-tunable low-phase-noise CMOS VCO,” Custom Integrated Circuits Conference, pp.585-588, 2000
[26] National Semiconductor application note, AN-885, AN-1000, AN-1001, 1996.
[27] 黃大榮，無線區域網路及數位電視寬頻調諧器之差動CMOS RFIC的設計研究，國立成功大學電機工程研究所碩士論文，民國九十三年。
[28] Motorola Semiconductor technical data, MECL PLL Compents Serial PLL Frequency Synthesizer, 1997.
[29] P. Andreani, A. Bonfanti, L. Romano, and C. Samori, “Analysis and design of a 1.8-GHz CMOS LC quadrature VCO,” IEEE J. of Solid-State Circuits, vol.37, No. 12,pp. 1737-1747, Dec 2002.
[30] C.-Y. Yang et al., “New Dynamic Flip-Flops for High-speed Dual-Modulus Prescaler”, IEEE J. Solid-State Circuits, vol. 33, no. 10, October 1998.
[31] CIC教育訓練課程，Cell-Base Design Flow，民國八十九年。
[32] Cadence, Verilog XL & Signalscan On-Line document, 2000
[33] Synposys, Design Analyzer On-Line document, 2001
[34] 林昂生，應用在數位音訊廣播(DAB)接收機L頻帶降頻器之CMOS單晶射頻微波積體電路，國立成功大學電機工程研究所碩士論文，民國九十年。
[35] W. S. T. Yan, and H. C. Luong, “A 900-MHz CMOS Low-Phase-Noise Voltage-Controlled Ring Oscillator,” IEEE Transactions on Circuits and Systems, Vol.48, No, 2, pp. 216-221, February 2001