目前多媒體應用程式的發展，越來越需要強大的運算能力去支援應用程式的執行。 同時，此類應用程式可能具有高度動態且未決的行為以及多樣化的工作量。動態可重組態式硬體(DRHW)可以同時提供彈性和強大的運算能力以支援此類應用程式。然而，組態負擔(configuration overhead)會影響一個動態可重組態運算的系統的效率。
在這篇論文中，我們使用預先組態(preconfiguration)的方式來減少組態負擔。我們提出一個基於工作執行機率與工作執行時間的預測器來準確預測下一個我們需要預先組態的工作。我們寫了一個模擬器去模擬我們設計的系統，並討論在不同的因素下我們機制所帶來的好處。根據實驗結果，我們機制可以省下高達69.5%的應用程式等待時間。

Current multimedia applications require more powerful computing ability. Moreover, some multimedia applications such as 3D game and digital video have a non-deterministic behavior, which requires a flexible platform. Dynamic Reconfigurable Hardware (DRHW) is promising in providing the flexibility and powerful computing ability for such applications. However, the configuration overhead in a DRHW system increases the waiting time of applications, and decreases the performance of the applications.
Preconfiguration is an approach to reduce the configuration overhead. In this paper, we propose a new preconfiguration approach, which predicts the task that needs to be preconfigured next. The approach is based on the execution probability and the next scheduled time of the tasks. We have written a simulator to evaluate the effectiveness of the proposed preconfiguration approach under various situations. The simulation results show that, our approach can reduce up to 69.5% of the total task waiting time.

[1] D. Andrews, D. Niehaus, and P. Ashenden, ”Programming Models for Hybrid CPU/FPGA Chips”, Computer, pp. 118-120﹐Jan. 2004

[2] A. Ahmadinia, C. Bobda, D. Koch, M. Majer, and J. Teich, ” Task scheduling for Heterogeneous Reconfigurable Computers”, Proceedings of the 17th symposium on Integrated Circuits and System Design, pp. 22-27, 2004

[3] Y.-H. Chen and P.-A. Hsiung, "Hardware Task Scheduling and Placement in Operating Systems for Dynamically Reconfigurable SoC," Proceedings of the 2005 IFIP International Conference on Embedded and Ubiquitous Computing, pp. 489-498, December 2005

[4] Z. Gu, M. Yuan, and X. He ,“Optimal Static Task Scheduling on Reconfigurable Hardware Devices using Model-Checking”, Proceedings of the 13th IEEE Real Time and Embedded Technology and Applications Symposium, pp. 32-44, April 2007

[5] S. Hauck, Z. Li, and E. Schwabe, “Configuration Compression for the Xilinx XC6200 FPGA”, Proceedings of the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1107 - 1113, Aug. 1999

[6] M.C. Herbordt, T. VanCourt, Y. Gu, B. Sukhwani, A. Conti, J. Model, and D. DiSabello, ”Achieving High Performance with FPGA-Based Computing” Computer, pp. 50-57, March. 2007
[7] Z. Li, and S. Hauck, “Configuration Prefetching Techniques for Partial Reconfigurable Coprocessor with Relocation and Defragmentation”, Proceedings of the 2002 ACM/SIGDA Tenth International Symposium on Field-programmable Gate Arrays, pp. 187-195, 2002

[8] B. Mei, P. Schaumont, and S. Vernalde, “A Hardware-Software Partitioning and Scheduling Algorithm for Dynamically Reconfigurable Embedded System”, Proceedings of ProRISC, 2000

[9] G. Mermoud, “A Module-Based Dynamic Partial Reconfiguration Tutorial”, Logic Systems Laboratory, Ecole Polytechnique Fédérale de Lausanne, Nov. 2004

[10] N. Moore, A. Conti, M. Leeser, and L.S. King, ”Vforce: An Extensible Framework for Reconfigurable Supercomputing”, Computer, pp. 39-49, March. 2007

[11] V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins “ Designing an Operating System for a Heterogeneous Reconfigurable SoC ”, Proceedings of the RAW ' 03 workshop, 2003

[12] J.H. Pan, T. Mitra, and W. F. Wong, ”Configuration Bitstream Compression for Dynamically Reconfigurable FPGAs”, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided Design, pp. 766-773, Nov. 2004

[13] J. Resano, D. Mozos, D. Verkest, S. Vernalde, and F. Catthoor, “Run-Time Minimization of Reconfiguration Overhead in Dynamically Reconfigurable Systems”, Proceedings of the Field-Programmable Logic and Applications, pp. 585-594, 2003

[14] J. Resano, D. Mozos, and F. Catthoor, “A Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the Reconfiguration Overhead of Dynamically Reconfigurable Hardware”, Proceedings of the conference on Design, Automation and Test in Europe - Volume 1, pp. 106-111﹐2005

[15] F. Rivera, M. Sanchez-Elez, M. Fernandez, R. Hermida, and N. Bagherzadeh “Configuration Scheduling for Conditional Branch Execution onto Multi-Context Reconfigurable Architectures”, Proceedings of the FPL '06. International Conference on Field Programmable Logic and Applications , pp. 1-8, Aug. 2006

[16] H. Singh, M.H. Lee, G. Lu, N. Bagherzadeh, F.J. Kurdahi, E.M. Chaves Filho, “MorphoSys: An Integrated Reconfigurable System for Data-Parallel Computation-Intensive Applications”, Proceedings of the IEEE Transactions on Computers, pp. 465-481, May 2000

[17] L. Singhal, and E. Bozorgzadeh, “Physically-Aware Exploitation of Component Reuse in a Partially Reconfigurable Architecture”, Proceedings of the Parallel and Distributed Processing Symposium, April 2006

[18] J.L. Tripp, M.B. Gokhale, and K.D. Peterson, ”Trident: From High-Level Language to Hardware Circuitry”, Computer, pp. 28-37, March. 2007

[19] M. Vuletic,L. Pozzi, and P. Ienne, ”Seamless Hardware-Software Integration in Reconfigurable Computing Systems”, IEEE Design & Test of Computers﹐pp. 102-113, 2005

[20] G. Wigley, and D. Kearney “The Management of Applications for Reconfigurable Computing Using an Operating System ” , Australian Computer Science Communications , pp. 73 - 81 , January-February 2002

[21] H. Walder, and M. Platzner,“Online Scheduling for Block-Partitioned Reconfigurable Devices”, Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 290-295, 2003

[22] H. Walder , and M. Platzner “Reconfigurable Hardware Operating Systems: From Design Concepts to Realizations”, Proceedings of the 3rd International Conference on Engineering of Reconfigurable Systems and Architectures, 2003

[23]Y. Xie, and W. Wolf, “Allocation and Scheduling of Conditional Task Graph in Hardware/Software Co-Synthesis”, Proceedings of the conference on Design, Automation and Test in Europe, 2001

[24] Xilinx Inc., “Early Access Partial Reconfiguration User Guide for ISE 8.1.01i”, UG208, Available at http://www.xilinx.com/support/prealounge/protected/ index.htm, Mar. 2006