| 研究生: |
張協智 Chang, XIE-ZHI |
|---|---|
| 論文名稱: |
利用田口方法進行疊合封裝體可靠度之最佳化設計 Optimal Design of PoP Package Reliability by Using Taguchi Method |
| 指導教授: |
陳榮盛
Chen, Rong-Seng |
| 學位類別: |
碩士 Master |
| 系所名稱: |
工學院 - 工程科學系 Department of Engineering Science |
| 論文出版年: | 2012 |
| 畢業學年度: | 100 |
| 語文別: | 中文 |
| 論文頁數: | 110 |
| 中文關鍵詞: | Darveaux理論 、單一因子設計法 、田口品質設計法 |
| 外文關鍵詞: | Darveaux theory, the one factor at a time design, Taguchi quality method |
| 相關次數: | 點閱:76 下載:7 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
為了滿足消費者對電子產品之小尺寸與多功能等需求,並考量製造成本與良率,疊合封裝(Package on Package,PoP)乃是成長最迅速的3D堆疊封裝技術之一,即利用多個測試好的封裝體在厚度方向透過迴焊(reflow)方式堆疊起來,以達到邏輯運算與記憶體存取之系統整合。
本文採用ANSYS12.0進行分析,並根據JEDEC規範將疊合封裝體施予-40°C~125°C的溫度循環負載。其中錫球選用亞蘭德模型,及使用Darveaux理論來預測疊合封裝體之疲勞壽命,再以全域/局部分析模組與全域直接精細模型模組分別進行模擬與比較,確認全域/局部分析模組之可行性,並達到節省運算所需資源與時間。其次,利用單一因子分析法來觀察各控制因子對封裝體疲勞壽命之影響,發現雙層基板熱膨脹係數與封膠熱膨脹係數是影響較大的因子。最後,以田口品質設計法求得最佳參數組合,並與原始製程參數設計作比較,則構裝體之疲勞壽命提升59%,即由2157循環變為3421循環,故對PoP封裝體之可靠度有明顯改善。
In order to meet consumer’s preference for small size and versatility of electronic products as well as the considerations for manufacturing cost and yield, Package on Package(PoP) has become one of the most rapid growing 3D stacking technologies of package, in which the PoP is constructed by stacking individually assembled and tested packages in the thickness direction through the reflow process to achieve the integration of logic operations and memory access of the system.
This paper adopts ANSYS12.0 software with the global/local approach for analysis. Based on the JEDEC code, the PoP is subjected by a thermal cycle of -40℃~125℃. The material property of solder is assumed to be Anand’s model, and the Darveaux theory is applied to predict the fatigue life of the PoP. Then the fine-mesh model method and the global/local model method are applied separately for simulation and comparison. Accordingly, the feasibility of the global/local model method is confirmed so as to achieve the goal for saving resources and times in computing.
Afterwards, the one factor at a time design method is applied to observe the effect of each control factor on the fatigue life of the package and it is found that the CTE of the double-layer substrate and moulding compound has more significant impact on the package.
Finally, the optimal combination of parameters is obtained by the Taguchi quality design and certain results are compared with those obtained by the original design. As a result, it shows that the fatigue life of the package has 59 % increases from 2157 circles to 3421 circles. Namely, the reliability of the PoP has been significantly improved.
[1] R. Darveaux ,“Solder Joint Fatigue Life Model,” Proceedings of TMS Annual Meeting,1997, pp.231-218.
[2] R. Darveaux , “Effect of Simulation Methodology on Solder Joint Crack Growth Correlation, “Journal of Electronic Packaging, Vol.124, 2000,pp147-154.
[3] W.H. Zhu, S. Stoeckl, H. Pape and S.L. Gan, Comparative study on solder joint reliability using different FE-models, IEEE Electronic Packaging Technology Conference .pp687–694,2003.
[4] Tong Yan Tee, “Board Level Solder Joint Reliability Analysis and Optimization of Pyramidal Stacked Die BGA Packages”, Microelectronics Reliability 44 pp.1957-1965,2004.
[5] S. Stoeckl, H. Pape ” Design Study for Improved Solder Joint Reliability of VQFN Packages” IEEE, Conf on Thermal Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and Micro-System, EuroSimE,2005, pp297-304.
[6] Yi-Shao Lai Adv. Semicond. Eng. Inc, Kaohsiung, Tong Hong Wang , Ching-Chun Wang ,”Optimization of Thermomechanical Reliability of Board-level Package-on-Package Stacking Assembly,IEEE,2006
[7] Yuan Lin Tzeng, Nicholas Kao, Eason Chen, Jeng Yuan Lai, Yu Po
Wang and C.S. Hsiao R&D Division, Siliconware Precision Industries Co. Ltd. ,”Warpage and Stress Characteristic Analyses on Package-on-Package(PoP) Structure,IEEE,2007
[8] Tong Hong Wang Adv. Semicond. Eng., Inc., Kaohsiung ,Chang-Chi Lee ,Yi-Shao Lai ,Ching-Chun Wang , "Board-level Reliability of Package-on-Package Stacking Assemblies Subjected to Coupled Power and Thermal Cycling Tests",IEEE,2007
[9] Peng SUN, Vincent Chi-Kuen LEUNG, Bin XIE, Vivian Wei MA, Daniel Xun-Qing SHI,“Warpage Reduction of Pacage-on-Package (PoP) Module by Material Selection & Process”,IEEE,2008
[10] Chao Ren , “Parametric study of warpage in Package-on-Package manufacturing”,IEEE,2009
[11] Jun Cheng , China Yudong Lu ; Guoyuan Li,”Reliability of package on package subjected to thermal and power loadings”,IEEE,2010
[12] Moody Dreiza, Akito Yoshida, Jonathan Micksch, Lee Smith, “堆疊式封裝層疊(PoP)設計指南”,電子工程專輯,2005
[13] 林振財,“具小體積/低成本/高彈性優勢 PoP封裝層疊風潮興”,新電子, 2009
[14] Yoshinori Takagi,SENJU METAL INDUSTRY,半導體製造,2007
[15] 李輝煌, “田口方法/品質設計的原理與實務”,2008
[16] 吳輔庭,“封裝體立體堆疊結構之熱傳性能與疲勞壽命分析”,國立成功大學機械工程學系碩士論文,2011