| 研究生: |
何昕樺 Ho, Sin-Hua |
|---|---|
| 論文名稱: |
矽晶圓級高功率發光二極體封裝技術 Silicon Wafer Level Package Technique for High Power Light-Emitting Diodes |
| 指導教授: |
蘇炎坤
Su, Yan-Kuin |
| 學位類別: |
碩士 Master |
| 系所名稱: |
電機資訊學院 - 電機工程學系碩士在職專班 Department of Electrical Engineering (on the job class) |
| 論文出版年: | 2012 |
| 畢業學年度: | 100 |
| 語文別: | 英文 |
| 論文頁數: | 74 |
| 中文關鍵詞: | 發光二極體 、矽晶圓 、玻璃 、封裝 |
| 外文關鍵詞: | Light-Emitting Diode, Silicon wafer, glass, package, spacer |
| 相關次數: | 點閱:49 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
本研究中,針對圓形反射杯之設計,主要根據三種參數進行模擬比較,分別為反射杯的開口大小、深度、角度。由模擬結果得知,當反射杯開口越大時光通量略降,深度越深時光通量提升但角度變窄;當反射杯角度越大時光通量略降而角度在45o時有最大的發光角度;透過模擬結果分析,由於反射杯開口越小以及深度越深時,Bonding工作區域就越小,因此本實驗選擇開口直徑3.2 mm、深度0.4 mm的設計作為後續製程的規格。
將製作完成的白光LED元件輸入電流350 mA,矽反射杯白光LED的光通量平均為53.72 lm,玻璃反射杯白光LED的光通量平均為55.05 lm,玻璃反射杯白光LED的光通量提升了2.48%,而矽反射杯白光LED的發光角度,在0度線時發光角度為122o,在90度線時發光角度為122.75o,玻璃反射杯白光LED的發光角度,在0度線時發光角度為115.81o,在90度線時發光角度為115.64o。
玻璃反射杯不但沒有像矽反射杯於蝕刻時所造成的波紋缺陷,且可改善光輸出通量及光形,使得光在任何角度上光強度是均勻的,並可根據不同需求來改變反射杯的形狀。
In the study, the design of the cavity is according to three parameters. There are open size、 depth and angle, when the opening larger has a lower luminous flux, the depth deeper has a higher luminous flux but the angle is smaller, and the angle greater has a lower luminous flux but the angle is 45 degree have a maximum angle. Because of the cavity is opening smaller and deeper cause of the bonding work area is smaller. So I chose the opening diameter of 3.2 mm and depth 0.4 mm.
The fabricated device, when the operating current is 350 mA, the luminous flux of white LED with silicon cavity and glass cavity are 53.72 lm and 55.05 lm, respectively. Therefore the luminous flux of white LED which is glass cavity is increased 2.48% compared with that of white LED with silicon cavity. The emitting angle of silicon cavity and glass spacer white LED, in the 0 degree line emitting angle of 122o and 115.81o, respectively. In 90 degree line the emitting angle for 122.75o and 115.64o, respectively.
The glass spacer not like silicon substrate etching defects, and can improve the luminous flux and angle of light. Because of the etching defects, white LED with silicon cavity has a lower luminous flux. The luminous intensity is uniform at any point of light angle, and can change the shape of the cavity according to the different needs.
[1] R. D. Dupuis and M. R. Krames,“History, Development, and Applications of High-Brightness Visible Light-Emitting Diodes” Journal of lightwave technology, Vol. 26, No. 9, pp. 1154-1171, 2008.
[2] M. G. Craford, N. Holonyak, Jr., and F. A. Kish, “In pursuit of the ultimate lamp,” Sci. Amer. (International Edition), vol. 284, no. 2, pp. 62–67, Feb. 2001.
[3] http://en.wikipedia.org/wiki/LED
[4] http://nccur.lib.nccu.edu.tw/bitstream/140.119/34341/7/35902606.pdf
[5] 林俊良,細說Silicon取代傳統支架之優勢,崑山科技大學,2010。
[6] E. Fred Schubert,“Light Emitting Diodes and Solid-state Lighting,”HANDBOOK.
[7] LEDinside, http://www.ledinside.com.tw/what_is_led
[8]http://www.phy.ntnu.edu.tw/demolab/html.php?htm=rainbow/rainbow2/% A5%FA%AA%BA%A4%CF%AEg
[9] www2.wunan.com.tw/download/preview/5db1.pdf
[10] 維基百科,http://zh.wikipedia.org/
[11] 王慧綺,“SMD型金屬反射杯LED元件在背光模組上之應用”,碩士論文,機械與機電工程學系,國立中山大學,2009。
[12] 陳冠宇,“快速模具技術應用於導光板製作研究”,碩士論文,機械工程系,國立台灣科技大學,2005。
[13] 張啟峰,“透過摻雜奈米粉體封裝技術以提升發光二極體之光取出特性”,碩士論文,光電工程系,崑山科技大學,2010。
[14] 東莞金准電器有限公司,http://www.richbrand.com/traditional/reference/zm-01.htm
[15] 鄒慶福,“MEMS 技術於半導體光電元件封裝之研究”,碩士論文,自動控制工程學系,逢甲大學,2005。
[16] Lambda Research Corporation, http://lambdares.com.tw/
[17] C. J. Lin, M. T. Lin, S. P. Wu and F. G. Tseng, “High density and through wafer copper interconnections and solder bumps for MEMS wafer-level packaging,” Microsystem Technologies, Vol. 10, pp. 517 - 521,2004.
[18] 林志勳,顯示及訊號照明照亮高亮度LED 新未來,電子科技雜誌,第201期,民國91 年。
[19] C. Tsou, Y. S. Huang and G. W. Lin, “Silicon-based PackagingPlatform for Light Emitting Diode,” IEEE, Vol. 29, pp. 07-614, 2006.
[20] K. H. LEE and S. W. Ricky LEE, “Process Development for Yellow Phosphor Coating on Blue Light Emitting Diodes (LEDs) for White Light Illumination,” IEEE, pp. 379-384, 2006.
[21] C. Tsou, Y. S. Huang and C. W. Lin, “Silicon-based packaging platform with embedded solder interconnections for light emitting diode,” International MEMS Conference 2006, pp. 76-81, 2006.
[22] C. H. Lim, W. K. Jeung and S. M. Choi, “LED packaging using high sag rectangular microlens array,” Proc. of SPIE Vol. 6185, pp. 618516-1-618516-7, 2006.
[23] J. W. Choi, J. M. Kang, J. W. Kim, J. H. Choi, D. H. Kim, G. H. Kim and J. S. Lee, “Mutual Thermal Effects of Light-Emitting Diode with Wafer-Level Packages,” OFC Conference 2007, pp. 357-359, 2007.
[24] R. Zhang and S. W. Ricky Lee, “Wafer Level Encapsulation Process for LED Array Packaging,” Electronic Materials and Packaging, pp. 1-8, 2007.
[25] E. Laine, K. Ruhmer, E. Perfecto, H. Longworth and D. Hawken, “C4NP as a High-Volume Manufacturing Method for Fine-Pitch and Lead-Free FlipChip Solder Bumping,” Electronics Systemin tegration Technology Conference, pp. 518-524, 2007.
[26] T. Murphy, S. Weichel, S. Isaacs and J. Kuhmann, “A silicon wafer packaging solution for HB-LEDs,” Proc. of SPIE, Vol. 6797, pp. 67970F-1-67970F-8, 2007.
[27] J. W. Choi, J. M. Kang, J. W. Kim, J. H. Choi, D. H. Kim, G. H. Kim, Y. S. Song, Y. H. Won and J. S. Lee, “Thermal analysis of wafer-level LED packages with multi-chips,” Proc. of SPIE, Vol. 6797, pp. 67970R-1-67970R-7, 2007.
[28] J. H. Park, S. J. Lee and S. M. Choi, “Wafer level bonding for LED packaging using six sigma methodology,” Solid State Phenomena, Vol. 124-126, pp. 519-522, 2007.
[29] R. Zhang and S. W. Ricky Lee, “Wafer Level LED Packaging with
Integrated DRIE Trenches for Encapsulation,” ICEPT-HDP 2008, pp. 1-6, 2008.
[30] J. M. Kang, J. H. Choi, D. H. Kim, J. W. Kim, Y. S. Song, G. H. Kim and S. K. Han, “Fabrication and Thermal Analysis of Wafer-LevelLight-Emitting Diode Packages,” IEEE ELECTRON DEVICE LETTERS, VOL. 29, NO. 10, pp. 1118-1120, 2008.
[31] S. M. Kim, K. C. Lee, Y. M. Yu, J. H. Baek and G. Y. Jung,Wafer-Level Packaged Light-Emitting Diodes Using Photodielectric Resin,” IEEE ELECTRON DEVICE LETTERS, VOL. 30, NO. 6, pp. 638-640, 2009.
[32] J. Lau, R. Lee, M. Yuen and P. Chan, “3D LED and IC wafer level packaging,” Microelectronics International, Vol. 27, No. 2, pp. 98-105,2010.
校內:2022-12-31公開