VC-1是由全球軟體界的知名廠商微軟公司在2003年發表之自主開發的動態影像壓縮技術，其壓縮技術整合了MPEG及H.264之優點，壓縮率逼近於H.264，但卻有複雜度更低之優點。因此，電影及電視學會(SMPTE)已採用為視訊壓縮標準，於娛樂影視工業將有機會取代H.264成為的視訊壓縮之主流。
PAC DSP為工研院晶片發展中心自行研發的DSP晶片，適用於各種多媒體行動裝置，它特殊的架構以及獨厚的效能非常適合於開發極度複雜演算法的實現，為國內第一顆在雙核心處理器設計上擁有自主權的32位元數位訊號處理器晶片。
本論文將研究VC-1視訊壓縮解碼及後處理技術於PAC DSP之實現技術，其中研究整數離散餘弦轉換、動態預測補償、反量化相關之快速演算法於PAC DSP之實現為研究重點，同時我們利用程式技巧結合演算法，完成即時VC-1視訊壓縮解碼軟體。

VC-1 video compression standard was announced by the global well-known software company, Microsoft Corporation in 2003. The VC-1 video compression integrates MPEG and H.264 technologies to achieve nearly coding efficient as H.264 but with much lower complexity. The VC-1, which has been accepted by the Society of Motion Picture and Television Engineering (SMPTE) as the video standard, could very possibly replace H.264 as the major video coding standard in motion picture and television industries.
The Parallel Architecture Core (PAC) with digital signal processing (DSP) capability developed by SoC Technology Center, Industrial Technology Research Institute (ITRI) is a potential DSP chip, which is suitable for development of mobile multimedia devices. Designed with high efficiency special architecture, the PAC DSP as the first 32-bit processor core developed in Taiwan provides many opportunities for realization of multimedia applications with sophisticate algorithms.
In this thesis, we study the realization techniques of VC-1 decoder and its postprocessing technologies in the PAC DSP. The researches focus on the fast implementation algorithms of integer inverse discrete cosine transformation, motion compensation, inverse quantization in the PAC DSP. In the same time, the real-time VC-1 decoder software with some programming techniques is also suggested to achieve a real-time VC-1 decoder realized in the PAC DSP.

參考文獻

[1] Microsoft Corporation, , “Windows Media Video 9: overview and applications,” Signal Processing : Image Communication, vol. 19, pp. 851–879, 2004.
[2] Proposed SMPTE Standard for Television: VC-1 Compressed Video Bitstream Format and Decoding Process,” 2005-08-23.
[3] I. M. Pao and M. T. Sun, “Computation reduction for discrete cosine transform”, IEEE Trans. on Circuit and Syst. for Video Tech., vol. 8, no. 3, pp. 264-268, June 1998.
[4] Y.C. Lin, etc. “PAC DSP Software Development Suite”, ITRI SoC Technical Journal., vol. 2, pp. 22-35, May 2005.
[5] S.Y. Tseng, etc. “Multimedia Programming on PAC SoC Platform”, ITRI SoC Technical Journal., vol. 2, pp. 22-35, May 2005.
[6] Ci-Xun Zhang , Jing Wang , Lu Yu “Systematic Approach of Fixed Point 8x8 IDCT and DCT Design”
[7] 郭其昌 , “VC-1視訊壓縮技術探討” , CCL TECHNICAL JOURNAL 12.25.2004
[8] Microsoft Windows Media 9 Series , http://www.microsoft.com
[9] Microsoft , “Leading Broadcast and Content Production Companies Announce Products and Services Based on Windows Media 9 Series at IBC2003,” Sept.12,2003
[10] “H.264/AVC、VC-1、與AVS視訊演算法比較” , 系統晶片科技中心技術期刊 第4期 pp.87-100 , 2006 April
[11] “PAC 數位訊號處理器” , 系統晶片科技中心技術期刊 第4期 pp.56-59 , 2006 April
[12] I.M.Pao and M.T. Sun, “Computation reduction for discrete cosine tranform”, IEEE Trans. On Circuit and Syst. For Video Tech,vol.8,mo.3,pp264-268,June 1998
[13] Y. G. Shi, Y. Zhang and L. N. Wu, “Adaptive thresholding for motion estimation prejudgement,” Electronic Letters, vol. 34, no. 21, Oct. 1998
[14] S.-C. Pei and J.-J. Ding, “The integer transforms analogous to discrete trigonometric transforms,” IEEE Trans. Signal Processing, vol. 48, pp. 3345–3364, Dec. 2000.
[15] T. D. Tran, “A fast multiplierless block transform for image and video compression,” Proc. IEEE ICIP, vol. 3, pp. 822–826, Oct. 1999.
[16] S. Wenger, M. Hannuksela, and T. Stockhammer, “Identified H.26L Applications,” ITU-T SG 16 Doc. VCEG-L27, Eibsee, Germany, Jan. 2001.
[17] Z. He and S. K. Mitra, “A linear source model and a unified rate control algorithm for DCT video coding,” IEEE Trans. on Circuits Syst. Video Technol., vol. 12, pp. 970–982, Nov. 2002.
[18] G. Blattermann, G. Heising, and D. Marpe, “A quality scalable Mode for H.26L,” ITU-T SG16/Q.15, Q15-J24, Osaka, Japan, Oct. 2000.
[19] S.-C. Pei and J.-J. Ding, “The integer transforms analogous to discrete trigonometric transforms,” IEEE Trans. Signal Processing, vol. 48, pp. 3345–3364, Dec. 2000.
[20] R. Leupers, “Instruction Scheduling for Clustered VLW DSPs”, Proceedings of the 2000 International conference on Parallel Architectures and Compilation Techniques,2000