半導體在台灣是主要具競爭力的產業，其中晶圓代工的發展及成長佔極重要的地位。在不斷地競爭及成本控制考量下，已由原先是一家廠商設計IC並生產製造，趨向專業分工。隨著先進技術的發展及引進，科技資訊相關產品更朝多元的方向發展，產品週期變的更短，產品種類也由多量少樣發展成多樣少量；因此，快(生產速度快)、穩(良率佳)、準(準時交貨)的生產模式已然成為晶圓代工的核心挑戰。由於半導體晶圓代工的產品生命週期短，生產製程時間長且影響製程的因素繁多，而批量的加工插單、抽單的現象影響整體的生產平衡，再加上產品接單複雜度高，造成生產線的排程更趨困難。為了達到準確的交期日，相關措施的配合度要相對提高。因為若產線生產無法適當分配，造成無法如期交貨，客戶及本身便會錯失產品上市時機。因此要如何在有限產能下，將訂單準時的交送到客戶手中，變成一個很重要的課題。
目前晶圓廠常用派工法則為關鍵比例法(Critical Ratio, CR)，CR未考慮各產品有不一樣的加工處理時間，而加工處理時間長本應給予較高的優先程度，但CR卻給予相同的優先權，如此可能會造成產品無法準時達交，故本研究提出晶圓廠最佳混合式派工法則，先利用歷史資料判斷產品生產進度分類，再使用CR再依加工處理時間長短做加權，計算出混合式派工法則CRK，訂定在製品生產優先順序權重，做生產資源之最佳利用，進而提高產品達交率。依本研究實例研究結果發現混合式派工法則CRK，除考慮生產交期及時間外，另外再考慮各產品加工生產時間的不同，比先進先出法(First In First Out , FIFO)、最早交期時間法(Earliest Due Date, EDD)、CR及其他派工法則考量的更周詳，以晶圓製造為例，產品準時達交率可提高在2%至15%間，可達到最佳的產品達交。

Semiconductor industry is a major competitive industry in Taiwan. Foundry is the most important position of semiconductor industry. In the earlier period, many vendors were the IC design and wafer manufacturing in a company. But now they partition the IC design and wafer manufacturing business for cost control. Foundry will have many orders from many IC design houses. How to delivery products on time has become the core of foundry challenge.
The dispatching rule of wafer manufacturing currently most used the method of Critical Ratio (CR). CR didn't provide decision of production priority when some products are the same steps of production, but not the same processing time. Long processing time should be given higher priority, but the CR was given the same priority. It may make some products delivery delay. This study will provide the best hybrid fab dispatching rules to make sure product delivery on time. First, using the historical data to classify the production progress for each product, and then using the CR produce CRK to sort product sequence in each classification. Case studies under this research found that hybrid dispatching rule CRK is better than first in first out (FIFO), earliest due date (EDD), CR and other dispatching rules. The hybrid dispatching rule CRK can make products on-time delivery rate increasing up to 2-15% in between. It's a good dispatching rule better than others in wafer manufacturing.

陳正乂 (1998)。晶圓代工廠降低生產週期時間標竿管理方法之研究。國立交通大學工業工程與管理碩士論文。
鍾淑馨、黃宏文 (1999)。晶圓製造廠生產作業控制策略之設計。中國工業工程學刊，第16卷，第1期，第93-113頁。
劉其昌 (2002)。晶圓批量異常等待時間為導向之派工法則。國立交通大學工業工程與管理碩士論文。
高正峰 (2003)。半導體廠提高達交率的派工法則。國立交通大學工業工程與管理碩士論文。
莊建鏵 (2003)。基於等候時間分配的達交率導向派工法則。國立清華大學工業工程碩士論文。
黃昱程 (2004)。生產線混線生產合併派工法之研究。國立屏東大學工業管理碩士論文。
Amr Abu-Suleiman, David B. P. and Bonnie B., 2005, 「The modified critical ratio: towards sequencing with a continuous decision domain, 」 International Journal of Production Research, Vol. 43, No. 15, pp. 3287-3296.
Blackstone, J. H., Phillips, D. T. and Hogg, G. L., 1982, 「A state-of-the art survey of dispatching rules for manufacturing job shop operations,」 International Journal of Production Research, Vol. 20, No. 1, pp. 27-45.
Chilk, M. , Ahmad, I. and Jamaluddin, M. Y., 2004, 「A simulation approach for dispatching techniques comparison in 200mm wafer foundry,」 ICSE Proc. 2004, Kuala Lumpur, Malaysia, pp.645-649.
Chiang, T. C. and Fu, L. C., 2004, 「Solving the FMS scheduling problem by critical ratio-based heuristics and the genetic algorithm,」 Proc. of IEEE Conference on Robotics and Automation, Waikoloa, Hawaii, Vol. 3, pp. 3131-3136.
Chiang, T. C. and Fu, L. C., 2006, 「Using dispatching rules for job shop scheduling with due-based objectives」, Proc. of IEEE Conference on Robotics and Automation, Orlando, Florida, Vol. 6, pp. 1426-1431.
Dabbas, R. M., and Fowler, J. W., 2003, 「A New Scheduling Approach Using Combined Dispatching Criteria in Wafer Fabs,」 IEEE Transactions on Semiconductor Manufacturing, Vol. 16, No. 3, pp. 501-510.
Herrmann, J. W., 2001, 「Improving Manufacturing System Performance through Rescheduling,」 Computer Integrated Manufacturing Laboratory, University of Maryland, June 21.
Ibrahim, M. C. and Jamaluddin, M. Y., 2004, 「A Simulation Approach for Dispatching Techniques Comparison in 200mm Wafer Foundry,」 ICSE2004 Proc. 2004, Kuala Lumpur, Malaysia, pp. 645-649.
Fowler, J.W. and Robinson, J. K., 1995 「Measurement and Improvement of Manufacturing Capacity (MIMAC) Project Final Report,」 SEMATECH Technology Transfer #95062861A-TR.
Jaymanohan, M. S. and Rajendran C., 2000, 「New dispatching rules for shop scheduling: a step forward,」INT. J. Prod. Res., Von. 38, No. 3, pp. 563-586.
Lu, S. H. and Kumar, P. R., 1991, 「Distributed scheduling based on due dates and buffer priorities,」 IEEE Transaction on Semiconductor Manufacturing, Vol. 36, pp. 1406-1416.
Lu, S. H. and Ramaswamy, D. 1994, 「Efficent scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants,」 IEEE Transaction on Semiconductor Manufacturing, Vol. 7, pp. 374-388.
Li, L., Qiao, F., Jiang, H. and Wu, Q., 2004, 「The research on dispatching rule for improving on-time delivery for semiconductor wafer fab,」 2004 8th International Conference on Control, Automation, Robotics and Vision, Kunming, China, Vol. 4, pp. 494-498.
Rose, O., 2002, 「Some Issues of the Critical Ratio Dispatch Rule in Semiconductor Manufacturing,」 Proc. of the 2002 Winter Simulation Conference, San Diego, California, pp.1401-1405.
Upasani, A. A., Uzsoy, R., Sourirajan, K., 2006, 「A problem reduction approach for scheduling semiconductor wafer fabrication facilities,」 IEEE Transactions on Semiconductor Manufacturing, Vol. 19, No. 2, pp. 216-225.
Vedsalainen, A. P. and Morton, T. E., 1987, 「Priority rules for job shops with weighted tardiness costs,」 Management Science, Vol. 33, pp. 1035-1047.
Wein, L. M., 1988, 「Scheduling semiconductor wafer fabrication,」 IEEE Transactions on Semiconductor Manufacturing, Vol. 1, No. 3, pp. 115-130.