| 研究生: |
王鴻耀 Wang, Hung-yao |
|---|---|
| 論文名稱: |
UWB低電壓低雜訊放大器及摺疊式與次諧波式混頻器之研究設計 Research on Low-voltage LNA and Folded, Even-harmonic Mixers for UWB Application |
| 指導教授: |
莊惠如
Chuang, Huey-ru |
| 學位類別: |
碩士 Master |
| 系所名稱: |
電機資訊學院 - 電腦與通信工程研究所 Institute of Computer & Communication Engineering |
| 論文出版年: | 2007 |
| 畢業學年度: | 95 |
| 語文別: | 中文 |
| 論文頁數: | 78 |
| 中文關鍵詞: | 超寬頻 、低雜訊放大器 、混頻器 |
| 外文關鍵詞: | Mixer, LNA, UWB |
| 相關次數: | 點閱:68 下載:9 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
本論文研究應用於UWB接收機之前端CMOS RFICs。設計的晶片包含了3-10-GHz低電壓寬頻低雜訊放大器及3-5-GHz寬頻混頻器。其所研製之晶片皆使用國家晶片中心(CIC)提供之標準TSMC CMOS 0.18 µm製程,晶片量测上除了寬頻低雜訊放大器使用on-wafer方式進行量測之外,其餘的晶片皆打鎊線至PCB板上量測。
3-10-GHz低電壓寬頻低雜訊放大器利用雙回授式放大器及緩衝放大器的方式得到寬頻訊號放大之特性。設計上利用了增益圓之圖形法實現寬頻增益平坦度,對於電路設計者而言,此方法提供了一個簡單又省時的寬頻放大器實現方式。量測結果顯示,增益為6.9-10.46 dB、雜訊指數為4.71-5.92 dB、input P1dB為-8.5- -2.0 dBm、IIP3為7.5-11.9 dBm。
3-5-GHz寬頻混頻器晶片可以分成兩部份:(1)摺疊式混頻器,主要是提出一個適用於低電壓操作之寬頻混頻器。為了不讓低電壓操作影響了混頻器的特性,其轉導級部分採用CMOS反相器架構,透過PMOS電晶體來提高增益及線性度。此外,利用shunt-peaking的方法增加操作頻寬。量測顯示,Band 1頻段內的轉換增益為3-8.7 dB、input P1dB為-19.5- -13.5 dBm、IIP3為-10.7- -2.35 dBm。Band 2頻段內的轉換增益為2.3-7.6 dB、input P1dB為-18- -13.5 dBm、IIP3為-5.35- -0.65 dBm。Band 3頻段內的轉換增益為2.9-3.9 dB、input P1dB為-15- -10.5 dBm、IIP3為-4- -1 dBm。(2)次諧波式混頻器,藉由將LO訊號的頻率減半,消除直接降頻接收機之自我混頻效應。同時,利用gm-boosting的差動轉導架構,實現低功率混頻器。量測顯示,Band 1頻段內的轉換增益為1.42-5.76 dB、input P1dB為-17- -15 dBm、IIP3為-10.71- -3.4 dBm。Band 2頻段內的轉換增益為0.98-4.35 dB、input P1dB為-16- -11.5 dBm、IIP3為-10.33- -0.68 dBm。Band 3頻段內的轉換增益為1.1-3.0 dB、input P1dB為-15- -12 dBm、IIP3為-9.87- -0.16 dBm。
This thesis presents the research on applications of CMOS RFICs for UWB receiver. The first part presents 3-10-GHz low-voltage broadband CMOS low noise amplifier, the second part is 3-5-GHz broadband CMOS folded mixer, and the third part is 3-5-GHz broadband CMOS even-harmonic mixer. The chips are fabricated by a TSMC standard 0.18-μm CMOS process offered by National Chip Implementation Center (CIC) is adopted. The RFICs applied to 3-5-GHz mixer is measured on FR-4 PCB, and 3-10-GHz LNA is on wafer.
3-10-GHz low-voltage broadband CMOS LNA is the combination of a dual feedback amplifier and a buffer. A dual feedback broadband gain stage is based on graphical method. This method saves time for circuit designer. Measured results show a gain of 6.9-10.46 dB, noise figure of 4.71-5.92 dB, input P1dB of -8.5- -2 dBm, and IIP3 of 7.5-11.9 dBm.
3-5-GHz broadband CMOS folded mixer is based on Gilber-type mixer. The transconductor stage used CMOS inverter amplifier in order to operate low voltage, and the shunt-peaking technique is used to improve its bandwidth. Measured results show a conversion gain of 2.3-8.7 dB, input P1dB of -19.5- -10.5 dBm, and IIP3 of -10.7- -0.65 dBm.
3-5-GHz broadband CMOS even-harmonic mixer is based on double balance active mixer. The gm-boosting method saves power for this mixer. Measured results show a conversion gain of 0.98-5.76 dB, input P1dB of -17- -11.5 dBm, and IIP3 of -10.71- -0.16 dBm.
[1]. http://www.ieee802.org/15/pub/TG3a.html
[2]. http://www.intel.com
[3]. K. Siwiak, and D. McKeown, “UWB Radio Techology,” UK:Wiley, 2004
[4]. 陳厚樺,應用於超寬頻射頻接收機之CMOS射頻晶片的研製,國立成功大學電腦與通信產業研發碩士專班論文,民國九十六年。.
[5]. Y. Soliman, L. MacEachern, and L. Roy, “A CMOS Ultra-wideband LNA Utilizing a Frequency-Controlled Feedback Technique,” IEEE International Conference on Ultra-Wideband,2005
[6]. B. Razavi, RF Microelectronics, Prentice Hall, NJ, 1998.
[7]. G. Gonzalez, Microwave Transistor Amplifiers, Prentice Hall, 1997
[8]. T. H. Lee, The Design of CMOS Radio Frequency Integrated Circuits, Cambridge University Press, 2004
[9]. S. Smith, Microelectronic Circuits, Oxford Univ. Oress, 1998
[10]. A. Bevilacqua and A .M. Niknejad, “An ultrawideband CMOS low-noise amplifier for 3.1-10.6-GHz wireless receivers,” IEEE J. of Solid-State Circuits, vol.39, no. 12, pp. 2259-2268, Dec. 2004.
[11]. A. Ismail and A. A. Abidi, “A 3-10-GHz low-noise amplifier with wideband LC-ladder matching network,” IEEE J. of Solid-State Circuits, vol.39, no. 12, pp. 2269-2277, Dec. 2004.
[12]. H. -J. Lee, D. S. Ha, and S. S. Choi, “A systematic approach to CMOS low noise amplifier design for ultrawideband applications,” in IEEE Int. Symp. on Circuits and Systems, vol. 4, pp. 3962-3965, May 2005.
[13]. C. -W. Kim, M. -S. Kang, P. -T. Anh, H. -T. Kim, and S. -G. Lee, “An ultra-wideband CMOS low noise amplifier for 3-5-GHz UWB system,” IEEE J. Solid-State Circuit, vol. 40, NO. 2, pp. 544-547, Feb. 2005.
[14]. X. Fan, S. S. Edgar, and S. M. Jose, “A 3 GHz-10 GHz common gate ultrawideband low noise amplifier,” in IEEE Midwest Symp. on Circuit and System, pp. 631-634, Aug. 2005.
[15]. 包克豪,應用於超寬頻無線射頻收發機之CMOS分散式主動射頻積體電路之設計研究,國立成功大學電腦與通信工程研究所碩士論文,民國九十五年。
[16]. C. -F. Liao and S. -I. Liu, ”A broadband noise-canceling CMOS LNA for 3.1-10.6-GHz UWB receiver,” in IEEE Custom Intregrage circuits conference, 2005
[17]. 林展裕,應用於DS-UWB接收機之CMOS 4/8-GHz雙頻帶頻率合成器及射頻晶片的研究,國立成功大學電腦與通信工程研究所碩士論文,民國九十五年。
[18]. http://tw01.myoops.org/
[19]. E. A. M. Klumperink, S. M. Louwsma, G. J. M. Wienk, and B. Nauta, “A CMOS switched transconductor mixer” IEEE J. of Solid-State Circuits, vol.39, no. 8, pp. 1231-1240, AUG. 2004.
[20]. V. Vidojkovic, J. van der Tang, A. Leeuwenburgh, and A. H. M. van Roermund, ”A low-voltage folded-switching mixer in 0.18-μm CMOS,” IEEE J. of Solid-State Circuits, vol. 40, no. 6, Jun 2005
[21]. P. Sharma, “Design of a 3.1-4.8 GHz RF front-end for an ultra wideband receiver,” Thesis for Master of Science, Department of Electrical Engineering, Texas A&M University.
[22]. 鐘豪文,超寬頻UWB無線射頻收發機之寬頻CMOS RFICs的研究設計,國立成功大學電腦與通信工程研究所碩士論文,民國九十五年。
[23]. 張斯緯,應用於直接降頻超寬頻接收機的3-5-GHz CMOS 射頻晶片之研製,國立成功大學電腦與通信工程研究所碩士論文,民國九十五年。
[24]. http://www.rfic.co.uk
[25]. X. Li, S. Shekhar, D. J. Allstot, “ Gm-boosted common-gate LNA and differential colpitts VCO/QVCO in 0.18-μm CMOS,” IEEE J. of Solid-State Circuits, vol. 40, no. 12, Dec 2005.
[26]. W. Zhuo, X. Li, S. Shekhar, S. H. K. Embabi, J. Pineda de Gyvez, D. J. Allstot, and E. Sanchez-Sinencio,“A Capacitor Cross-Coupled Common-Gate Low-Noise Amplifier,”IEEE Transactions on circuit and systems, vol. 52, no. 12, Dec. 2005.
[27]. 高曜煌, 射頻鎖相迴路IC設計, 滄海書局
[28]. M. -F. Huang, C. -J. Kuo, and S. -Y. Lee, “A 5.25-GHz CMOS Folded-Cascode Even-Harmonic Mixer for Low-Voltage Applications,” IEEE Transactions on microwave theory and techniques, vol. 54, no. 2, Feb. 2006.
[29]. P. Upadhyaya, “High IIP2 CMOS double-balanced quadrature sub-harmonic mixer for 5 GHz direct conversion receiver,” Thesis for Master of Science, Department of Electrical Engineering, Washington State University, May 2005.
[30]. M. Goldfarb, E. Balboni, and J. Cavey, “Even harmonic double-balanced active mixer for use in direct conversion receivers.