[1] National Institute of Standards and Technology, “Specification for the advanced encryption standard (AES)”, FIPS PUB197, Nov., 2001.
[2] National Institute of Standards and Technology, “Triple Data Encryption Algorithm Modes of Operation,” ANSI X9.52, 1998.
[3] A. Bogdanov et al., “PRESENT: An ultra-lightweight block cipher,” in Cryptographic Hardware and Embedded Systems (Lecture Notes in Computer Science), vol. 4727. Berlin, Germany: Springer, 2007, pp. 450–466
[4] Y. -T. Teng, W. -L. Chin, D. -K. Chang, P. -Y. Chen and P. -W. Chen, "VLSI Architecture of S-Box With High Area Efficiency Based on Composite Field Arithmetic," in IEEE Access, vol. 10, pp. 2721-2728, 2022, doi: 10.1109/ACCESS.2021.3139040.
[5] R. Ueno et al., "High Throughput/Gate AES Hardware Architectures Based on Datapath Compression," in IEEE Transactions on Computers, vol. 69, no. 4, pp. 534-548, 1 April 2020.
[6] S. Gueron and S. Mathew, "Hardware Implementation of AES Using Area-Optimal Polynomials for Composite-Field Representation GF(2^4)^2 of GF(2^8)," 2016 IEEE 23nd Symposium on Computer Arithmetic (ARITH), 2016, pp. 112-117, doi: 10.1109/ARITH.2016.32.
[7] P. Nannipieri et al., "VLSI Design of Advanced-Features AES Cryptoprocessor in the Framework of the European Processor Initiative," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 2, pp. 177-186, Feb. 2022, doi: 10.1109/TVLSI.2021.3129107.
[8] K. Shahbazi and S. -B. Ko, "Area-Efficient Nano-AES Implementation for Internet-of-Things Devices," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 1, pp. 136-148, Jan. 2021, doi: 10.1109/TVLSI.2020.3033928.
[9] S. Mathew et al., "340mV–1.1V, 289Gbps/W, 2090-gate NanoAES hardware accelerator with area-optimized encrypt/decrypt GF(24)2 polynomials in 22nm tri-gate CMOS," 2014 Symposium on VLSI Circuits Digest of Technical Papers, 2014, pp. 1-2, doi: 10.1109/VLSIC.2014.6858420.
[10] A. Shreedhar et al., "Low Gate-Count Ultra-Small Area Nano Advanced Encryption Standard (AES) Design," 2019 IEEE International Symposium on Circuits and Systems (ISCAS), 2019, pp. 1-5, doi: 10.1109/ISCAS.2019.8702450.
[11] Yiqun Zhang, Kaiyuan Yang, M. Saligane, D. Blaauw and D. Sylvester, "A compact 446 Gbps/W AES accelerator for mobile SoC and IoT in 40nm," 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), 2016, pp. 1-2, doi: 10.1109/VLSIC.2016.7573553.
[12] N. Gupta, A. Jati and A. Chattopadhyay, "MemEnc: A Lightweight, Low-Power, and Transparent Memory Encryption Engine for IoT," in IEEE Internet of Things Journal, vol. 8, no. 9, pp. 7182-7191, 1 May1, 2021, doi: 10.1109/JIOT.2020.3040846.
[13] T. Fu and S. Li, "A 3DES ASIC implementation with feedback path in the CBC mode,"
2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC),
2017, pp. 1-2.
[14] S. Sawataishi, R. Ueno and N. Homma, "Unified Hardware for High-Throughput AES-Based Authenticated Encryptions," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 9, pp. 1604-1608, Sept. 2020.
[15] Xinmiao Zhang and K. K. Parhi, "High-speed VLSI architectures for the AES algorithm," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 9, pp. 957-967, Sept. 2004.
[16] S. K. Mathew et al., "53 Gbps Native GF(2^4)^2 Composite-Field AES-Encrypt/Decrypt Accelerator for Content-Protection in 45 nm High-Performance Microprocessors," in IEEE Journal of Solid-State Circuits, vol. 46, no. 4, pp. 767-776, April 2011.
[17] A. A. Rezk, A. H. Madian, A. G. Radwan and A. M. Soliman, "On-the-Fly Parallel Processing IP-Core for Image Blur Detection, Compression, and Chaotic Encryption Based on FPGA," in IEEE Access, vol. 9, pp. 82726-82746, 2021.
[18] O. Hajihassani, S. K. Monfared, S. H. Khasteh and S. Gorgin, "Fast AES Implementation: A High-Throughput Bitsliced Approach," in IEEE Transactions on Parallel and Distributed Systems, vol. 30, no. 10, pp. 2211-2222, 1 Oct. 2019, doi: 10.1109/TPDS.2019.2911278.
[19] M. Wang, C. Su, C. Horng, C. Wu and C. Huang, "Single- and Multi-core Configurable AES Architectures for Flexible Security," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 4, pp. 541-552, April 2010.
[20] S. Morioka and A. Satoh, "A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 7, pp. 686-691, July 2004.
[21] C. -H. Wang, C. -L. Chuang and C. -W. Wu, "An Efficient Multimode Multiplier Supporting AES and Fundamental Operations of Public-Key Cryptosystems," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 4, pp. 553-563, April 2010, doi: 10.1109/TVLSI.2009.2013958.
[22] M. J. Dworkin, "Sp 800-38a 2001 edition. recommendation for block cipher modes of operation: Methods and techniques", 2001.
[23] Y. Zhu et al., "Area-Efficient Parallel Reconfigurable Stream Processor for Symmetric Cryptograph," in IEEE Access, vol. 9, pp. 28377-28392, 2021.
[24] F. Hauser, M. Häberle, M. Schmidt and M. Menth, "P4-IPsec: Site-to-Site and Host-to-Site VPN With IPsec in P4-Based SDN," in IEEE Access, vol. 8, pp. 139567-139586, 2020.
[25] S. Haddad, G. Coatrieux, A. Moreau-Gaudry and M. Cozic, "Joint Watermarking-Encryption-JPEG-LS for Medical Image Reliability Control in Encrypted and Compressed Domains," in IEEE Transactions on Information Forensics and Security, vol. 15, pp. 2556-2569, 2020.
[26] Ueno, Rei, et al. "A High Throughput/gate AES Hardware Architecture by Compressing Encryption and Decryption Datapaths." International conference on cryptographic hardware and embedded systems. Springer, Berlin, Heidelberg, 2016.
[27] Shadangi, Vinita, et al. "Novel Arnold Scrambling Based CBC-AES Image Encryption." Int J Control Theory Appl 10.15 (2017): 93-105.
[28] C. A. Lara-Nino, A. Diaz-Perez and M. Morales-Sandoval, "Lightweight Hardware Architectures for the Present Cipher in FPGA," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 9, pp. 2544-2555, Sept. 2017.
[29] A. Psarras, M. Paschou, C. Nicopoulos and G. Dimitrakopoulos, "A Dual-Clock Multiple-Queue Shared Buffer," in IEEE Transactions on Computers, vol. 66, no. 10, pp. 1809-1815, 1 Oct. 2017.
[30] M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila and H. Tenhunen, "Memory-Efficient On-Chip Network With Adaptive Interfaces," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 1, pp. 146-159, Jan. 2012.
[31] I. Seitanidis, A. Psarras, K. Chrysanthou, C. Nicopoulos and G. Dimitrakopoulos, "ElastiStore: Flexible Elastic Buffering for Virtual-Channel-Based Networks on Chip," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 12, pp. 3015-3028, Dec. 2015.
[32] A. T. Tran and B. M. Baas, "Achieving High-Performance On-Chip Networks With Shared-Buffer Routers," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 6, pp. 1391-1403, June 2014.
[33] U. Hussain and H. Jamal, "An Efficient High Throughput FPGA Implementation of AES for Multi-gigabit Protocols," 2012 10th International Conference on Frontiers of Information Technology, 2012, pp. 215-218, doi: 10.1109/FIT.2012.45.