簡易檢索 / 詳目顯示

研究生: 張嘉文
Chang, Chia-Wen
論文名稱: 用於數位相機之低成本解馬賽克演算法及其高效能硬體架構
A Low-Cost Color Demosaicking Method and Its High-Performance VLSI Architecture for CCD Camera
指導教授: 陳培殷
Chen, Pei-Yin
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 資訊工程學系
Department of Computer Science and Information Engineering
論文出版年: 2007
畢業學年度: 95
語文別: 中文
論文頁數: 50
中文關鍵詞: 內插硬體架構解馬賽克
外文關鍵詞: demosaicking, interpolation, VLSI architecture
相關次數: 點閱:74下載:7
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 近年來數位相機已經廣泛地使用在影像擷取上。為了產生較精美的彩色數位影像,數位相機使用了許多影像處理的技術。在這些影像處理技術中,彩色濾波器矩陣內插法(interpolation)或稱解馬賽克法(demosaicking)可算是最重要的技術之ㄧ。以CCD的解析度而言,數位相機之影像品質乃決定於解馬賽克演算法的性能表現。綜觀目前之解馬賽克演算法可以分成兩類:較低成本的方式和較高成本的方式。後者會使用較複雜的方法來得到較好的影像品質,然而前者卻因為簡單性與較易以硬體實現的特質,會更適合在許多即時系統的應用上。當低成本實現是產品的主要考量時,如何發展出一個效果良好的低成本演算法與及硬體架構將會變得非常重要。本論文提出了一個低成本的解碼賽克演算法,藉由影像邊緣的特性和不同顏色之間的相關性來做內插處理,為了達到有效率的硬體實現,我們結合了硬體共用和管線化去完成一顆即時處理的晶片,我們電路架構的設計與實現是使用TSMC 0.35 標準元件庫來合成其電路。跟之前的硬體架構比較,我們可以達到較快的工作頻率以及較少的硬體成本。

    Digital still cameras (DSC) have been widely used as image input devices nowadays. Before a color image is generated, a lot of color image processes must be performed. Among these color image processes, the Color Filter Array (CFA) interpolation or demosaicking process may be the most important process. In othe words, the image quality of a DSC depends highly on the performance of the demosaicking process. In general, the demosaicking methods can be classified into two categories: lower-complexity techniques and higher-complexity techniques. The complexity of the former is very low. The latter yields visually pleasing images by utilizing more sophisticated demosaicking methods. However, the former is more suitable for many real-time applications, due to its simplicity and easy implementation in the VLSI chip. An excellent lower-complexity interpolation method is still needed when low-cost VLSI implementation is necessary. In this thesis, a low-complexity interpolation scheme that exploits both spatial and inter-channel correlations is presented. To achieve the goal of area-efficient design, we adopt the resource sharing and pipelined scheduling approaches to develop the VLSI architecture for the proposed scheme. The VLSI architecture is designed with Verilog and implemented with TSMC 0.35 cell library. Compared with the previous design, our chip achieves less hardware cost and higher clock rate.

    第一章 緒論 1 1.1研究背景 1 1.2研究動機 2 1.3研究方向 2 1.4論文組織 3 第二章 解馬賽克演算法之相關研究 4 2.1 Bilinear演算法 4 2.1.1 G平面內插處理 5 2.1.2在Gi,j位置上內插R`i,j和B`i,j 5 2.1.3在Ri,j或Bi,j位置上內插B`i,j和R`i,j 5 2.2 Effective Color Interpolation演算法 6 2.2.1 G平面內插處理 9 2.2.2 R和B平面內插處理 10 2.3 Enhanced Effective Color Interpolation演算法 11 2.3.1 初始步驟: 12 2.3.2 重新定義步驟: 13 第三章 低成本之解馬賽克演算法 16 3.1邊緣特性 16 3.2內插處理 17 3.2.1 G平面內插處理 18 3.2.2 在Ri,j或Bi,j位置上內插B`i,j和R`i,j 20 3.2.3 在Gi,j位置上內插R`i,j和B`i,j 20 第四章 硬體架構 24 4.1 CFA Processing Unit 25 4.2 Register Bank 33 4.3 Line Buffer 1、Line Buffer 2 34 4.4 Control Unit 35 第五章 實驗結果 38 5.1視覺效果比較 38 5.2 PSNR比較 40 5.3複雜度分析 43 5.4硬體數據結果與分析 44 第六章 結論 46 參考文獻 47 自述 50

    [1]J. E. Adams Jr., “Interactions between color plane interpolation and other image processing functions in electronic photography,” in Proc. SPIE, vol. 2416, C. Anagnostopoulos and M. Lesser, Eds., Bellingham, WA, 1995, pp. 144–151.
    [2]J. E. Adams Jr, “Design of practical color filter array interpolation algorithms for digital cameras,” Proc. SPIE, vol. 3028, pp. 117–125, 1997.
    [3]J. Adams, K. Parulski, and K. Spaulding, “Color processing in digital cameras,” Proc. of IEEE, vol. 18, no. 6, pp.20-30, 1998.
    [4]B. E. Bayer, “Color imaging array,” U.S. Patent No. 3971065, July 1976.
    [5]L. Chang and Y.-P. Tan, “Effective use of Spatial and Spectral Correlations for Color Filter Array Demosaicking,” IEEE Trans. Consumer Electronics, vol. 50, no. 1, pp. 355–365, Feb. 2004.
    [6]R.C Gonzalez and R.E. Woods, Digital Image Processing, 2/e, Prentice Hall, 2002.
    [7]B.K. Gunturk, Y. Altunbasak, and R.M. Mersereau, “Color plane interpolation using alternating projections,” IEEE Trans. Image Processing, vol. 11, no. 9, pp. 997–1013, Sept. 2002.
    [8]B. K. Gunturk, J. Glotzbach, Y. Altunbasak, R. W. Schafer, and R. M. Mersereau, “Demosaicking: Color Filter Array Interpolation,” IEEE Signal Processing Magazine, Jan. 2005.
    [9]K. Hirakawa and T. W. Parks, “Adaptive Homogeneity-Directed Demosaicing Algorithm,” IEEE Trans. Image Processing, vol. 14, no. 3, pp. 360–369, Mar. 2005.
    [10]S.-C. Hsia, “Fast high-quality color-filter-array interpolation method for digital camera systems,” J. Electron. Imaging, vol. 13, no. 1, pp. 244–250, Jan. 2004.
    [11]S. C. Hsia, M. H. Chen, and P. S. Tsai, “VLSI implementation of low-power high-quality color interpolation processor for CCD camera,” IEEE Transactions on Consumer Electronics, vol. 14, no. 4, pp. 361–369, Apr. 2006.
    [12]W. Lu and Y.-P. Tan, “Color Filter Array Demosaicking: New Method and Performance Measures,” IEEE Trans. Image Processing, vol. 12, no. 10, pp. 1194–1210, Oct. 2003.
    [13]D. D. Muresan and T. W. Parks, “Demosaicing Using Optimal Recovery,” IEEE Trans. Image Processing, vol. 14, no. 2, pp. 267–278, Feb. 2005.
    [14]S.-C. Pei and I.-K. Tam, “Effective color interpolation in CCD color filter arrays using signal correlation,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 6, pp. 503–513, June 2003.
    [15]R. Ramanath, W.E. Snyder, G.L. Bilbro, and W.A. Sander III, “Demosaicking methods for Bayer color arrays,” J. Electron. Imaging, vol. 11, no. 3, pp. 306–315, July 2002.
    [16]B. Wandell, “S-CIELAB: a spatial extension of the CIE L*a*b* DeltaE color differenceMetric.”[Online].Available:http://white.stanford.edu/~brian/scielab/scielab.html
    [17]X. Wu and N. Zhang, “Primary-Consistent Soft-Decision Color Demosaicking for Digital Cameras (Patent Pending),” IEEE Trans. Image Processing, vol. 13, no. 9, pp. 1263–1274, Sep. 2004.
    [18]X. Zhang, D. A. Silverstein, J. E. Farrell, and B. A. Wandell, “Color image quality metric S-CIELAB and its application on halftone texture visibility, ” in Proc. IEEE COMPCON, Feb. 1997, p. 44–48
    [19]L. Zhang and X. Wu, “Color Demosaicking Via Directional Linear Minimum Mean Square-Error Estimation,” IEEE Trans. Image Processing, vol. 14, no. 12, pp. 2167–2178, Dec. 2005.

    下載圖示 校內:2012-08-10公開
    校外:2012-08-10公開
    QR CODE