簡易檢索 / 詳目顯示

研究生: 曾永裕
Tzeng, Yung-Yuh
論文名稱: IC封裝內金線偏移之研究
The Study of Wire Sweep in IC Package
指導教授: 吳俊煌
Wu, Gien-Huang
學位類別: 碩士
Master
系所名稱: 工學院 - 機械工程學系
Department of Mechanical Engineering
論文出版年: 2003
畢業學年度: 91
語文別: 中文
論文頁數: 67
中文關鍵詞: 金線偏移
外文關鍵詞: wire sweep
相關次數: 點閱:43下載:6
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  •   在IC封裝的1st level中,金線的偏移是個常見的問題,因為除了會直接影響到產品的壽命之外,亦會對產品品質有重大影響。金線偏移問在封裝的尺寸變小時會更突顯出來,如何將其偏移量控制在可以接受的範圍之下使產品的品質提昇便是個重要的課題。

      在本文中,使用3D的模流分析軟體MoldFlow來模擬當環氧樹酯充填入模穴中時的膠體流動情形,模擬後再量得金線上的速度和黏度。經換算之後可以將流速和黏度轉為受力,再利用有限元素分析軟體來分析金線受力偏移的情形。

      最後對一些加工參數相對於不同的金線尺寸、半徑和材料來進行模擬,並使用田口方法分析,找出最佳的製程參數。

     In the 1st level in IC package, wire sweep is a common problem. It will not only affect the life of a product but also the quality. Wire sweep becomes more serious as the package size decrease. So it’s an important task to the vale of sweep under an acceptable range.

     In the paper, we use 3D software “MoldFlow” to simulate the injection process, and then get the data on the nodes of the gold wires, finally answer the drag forces. By using ANSYS, we impose the forces on the wires and the value of wire sweep will be shown.

     To the end, we use Taguchi Method to analysis different wire profile under different processing condition, and get the best design.

    中文摘要……………………………………………………………………I 中文摘要……………………………………………………………………II 目錄……………………………………………………………………III 表目錄……………………………………………………………………V 圖目錄……………………………………………………………………VI 第一章緒論………………………………………………………………1 1.1 IC 封裝製程……………………………………………………3 1.2 移轉成型………………………………………………………… 5 1.3 Thin Small Outline Package……………………………………7 1.4 金線的外形…………………………………………………… 8 1.5 金線偏移問題……………………………………………………11 1.6 文獻回顧……………………………………………………13 第二章理論分析………………………………………………20 2.1 概述…………………………………………………………20 2.2 整體流場分析…………………………………………21 2.2.1 統御方程式Governing Equations……………………22 2.2.1 Cross Flow Analysis…………………… 25 2.3 局部流場分析……………………27 2.3.1 Lamb’s Model………………………………27 2.3.2 Takaisi’s Model………………………………28 2.3.3 Batchelor’s Model………………………………29 2.3.4 Sherman’s Model………………………………29 2.4 金線偏移分析……………………30 第三章實驗模擬分析………………………………………………32 3.1 流場分析(整體和局部流場)……………………………………32 3.2 金線偏移分析………………………………………………36 3.3 進行模擬實驗…………………………………………………… 38 第四章田口氏之實驗設計………………………………………………45 4.1 田口方法的流程步驟……………………………………45 4.2 選定因子與執行田口實驗…………………………………… 48 4.3 資料分析……………………………………………………51 4.3.1 計算因子效應………………………………51 4.3.2 變異分析………………………………54 4.4 確認實驗……………………………………………………58 第五章結論與未來展望…………………………………………64 5.1 結論……………………………………………………64 5.2 未來展望……………………………………………………65 參考文獻66

    [1] A. A. O. Tay, K. S. Yeo, J. H. Wu and T. B. Lim, “The Effect of Wirebond Geometry and Die Setting on Wire Sweep” IEEE Transactions on components, packaging, and manufacturing technology―part B,
    Vol. 18, NO.1, February 1995

    [2] L. T. Nguyen, ”Wire Bond Behavior During Molding Operation of Electronic Packages”, Polymer Eng. and Science, Vol. 28, No.14, pp. 926-943, 1988

    [3] L. T. Nguyen and F. J. Lim, “Wire Sweep During Molding of Integrated Circuits”, in IEEE 40th ECTC, Vol. 1, pp.777-785, 1990

    [4] L. T. Nguyen, A. Danker, N. Santhiran, and C. R.Shervin, “Flow Modeling of Wire Sweep During Molding of Integrated Circuits”, ASME Winter Annual Meeting, 1992

    [5] A. A. O. Tay, K. S. Yeo, J. H. Wu and T. B. Lim, “Wirebond Deformation During Molding of IC Packages”, Transactions of ASME, Vol.177, pp.178-184, 1995

    [6] S. Han and K. K. Wang, “A Study on Wire Sweep in Encapsulation of Semiconductor Chips Using Simulated Experiments”, Transactions of ASME, Vol. 117, pp.178-184, 1995

    [7] S. Han, K. K. Wang and D. L. Crouthamel, “Wire Sweep Study Using an Industrial Semiconductor-Chip-Encapsulation Operation”, Journal of Electronic Packaging, Vol. 119, pp.247-254, 1997

    [8] J. H. Wu and A. A. O. Tay, “A Three-Dimensional Molding of Wire Sweep Incorporating Resin Cure”, IEEE Transactions on components, packaging, and manufacturing technology―part B, Vol. 21,No. 1,1998

    [9] H.Chai and Y.Zohar, “Wire Sweep Due to Transfer Molding in a 160L QFP Package Under Steady-State Condition”, Journal of Electronic Packaging, Vol. 121, pp.137-142, 1999

    [10] 金虹, “IC封膠內金線偏移現象之實驗與理論分析”, 碩士論文,
    國立成功大學, 1997
    [11] 蘇厚合, “電子構裝中金線偏移分析”, 碩士論文, 國立成功大學, 2000.
    [12] 裴建昌, “IC封裝中金線偏移分析技術之發展” ,碩士論文,國立成功大學, 2001.
    [13] 吳泊諺, “應用田口實驗法於IC封裝內金線偏移之分析”, 碩士論文, 國立成功大學, 2001
    [14] Moldflow Reactive Molding and Microchip Encapsulation Training Guide,Moldflow Pacifie.

    [15] ANSYS5.5教育版Help Menu

    [16] 李輝煌, “田口方法-品質設計的原理與實務” ,高立圖書有限公司,2000

    下載圖示 校內:立即公開
    校外:2003-08-01公開
    QR CODE