這篇論文介紹了一種針對物聯網應用中無線感測器網絡中的高靈敏度喚醒接收器（WuRx）設計的頻率校準方法。 伴隨這種校準方法的是一種適用於振盪器的抗供電雜訊技術。振盪器頻率漂移的問題，歸因於工藝、電壓和溫度（PVT）變化，可能會顯著影響無線網絡中WuRx的靈敏度。此外，它可能會影響有線傳輸中的相位雜訊（PN）和抖動性能。為了解決這些挑戰，本文提出了一種採用適用於多模式WuRx的逐次逼近寄存器（SAR）算法的頻率校準技術。這種10位SAR搜索算法可以在啟動信號接收之前對頻率進行精確校準。
同時，引入了供應噪聲電流抵消（SNCC）技術作為傳統低壓差（LDO）穩壓器的替代品，為電流控制振盪器（CCO）提供了一個不受供應噪聲影響的偏置電路。提出的SNCC-CCO在1MHz至10MHz範圍內顯示出顯著的功率供應噪聲減少，有效地減輕了電壓變化。同時，該提出的技術在相位鎖定環（PLL）中應用時可以實現低抖動性能。基於注入鎖定的WuRx設計，配合頻率校準，採用TSMC 180nm CMOS混合信號工藝實現，工作電壓為1V。此外，供應噪聲不敏感振盪器的設計也是在TSMC 40nm CMOS工藝中實現的，供應電壓同樣為1V。

The thesis presents a frequency calibration method for high-sensitivity Wake-Up Receivers (WuRx) in IoT wireless sensor networks. Alongside, a supply noise insensitive technique for oscillators is introduced. Oscillator frequency drifting, caused by process, voltage, and temperature (PVT) variations, can significantly impact WuRx sensitivity and PN and jitter performance in wired transmissions. To tackle these challenges, the thesis proposes a frequency calibration technique using a 10-bit SAR algorithm for multi-mode WuRx. This SAR algorithm ensures precise frequency calibration before signal reception initiation.
Simultaneously, the supply noise current canceling (SNCC) technique is introduced as a substitute for traditional Low Drop-Out (LDO) regulators, providing a supply-noise insensitive bias circuit for the current-controlled oscillator (CCO). The proposed SNCC-CCO demonstrates significant reduction in power supply noise within the 1MHz to 10MHz range, effectively mitigating voltage variations. Meanwhile, the proposed technique can achieve low jitter performance when applying it in a phase-locked-loop (PLL).
The design of the injection-locking-based WuRx with frequency calibration is implemented in the TSMC 180nm CMOS mixed-signal process, operating at a voltage of 1V. Additionally, the design of the supply noise-insensitive oscillator is implemented in the TSMC 40nm CMOS process, with a supply voltage of 1V as well.

[1] I. Demirkol, C. Ersoy, and E. Onur, "Wake-up receivers for wireless sensor networks: benefits and challenges," IEEE Wireless Communications, vol. 16, no. 4, pp. 88-96, 2009.
[2] J. K. Brown and D. D. Wentzloff, "A GSM-Based Clock-Harvesting Receiver With –87 dBm Sensitivity for Sensor Network Wake-Up," IEEE Journal of Solid-State Circuits, vol. 48, no. 3, pp. 661-669, 2013.
[3] R. Piyare, A. L. Murphy, C. Kiraly, P. Tosato, and D. Brunelli, "Ultra Low Power Wake-Up Radios: A Hardware and Networking Survey," IEEE Communications Surveys & Tutorials, vol. 19, no. 4, pp. 2117-2157, 2017.
[4] V. D. Rezaei and K. Entesari, "A Fully On-Chip 80-pJ/b OOK Super-Regenerative Receiver With Sensitivity-Data Rate Tradeoff Capability," IEEE Journal of Solid-State Circuits, vol. 53, no. 5, pp. 1443-1456, 2018.
[5] N. Pletcher, S. Gambini, and J. Rabaey, "A 65 μW, 1.9 GHz RF to digital baseband wakeup receiver for wireless sensor nodes," in 2007 IEEE custom integrated circuits conference, 2007: IEEE, pp. 539-542.
[6] P.-H. P. Wang et al., "A near-zero-power wake-up receiver achieving− 69-dBm sensitivity," IEEE Journal of Solid-State Circuits, vol. 53, no. 6, pp. 1640-1652, 2018.
[7] P.-H. P. Wang et al., "A 6.1-nW wake-up receiver achieving− 80.5-dBm sensitivity via a passive pseudo-balun envelope detector," IEEE Solid-State Circuits Letters, vol. 1, no. 5, pp. 134-137, 2018.
[8] J. Moody et al., "Interference robust detector-first near-zero power wake-up receiver," IEEE Journal of Solid-State Circuits, vol. 54, no. 8, pp. 2149-2162, 2019.
[9] R. Liu et al., "An 802.11 ba-based wake-up radio receiver with Wi-Fi transceiver integration," IEEE Journal of Solid-State Circuits, vol. 55, no. 5, pp. 1151-1164, 2019.
[10] E. Alpman et al., "95µW 802.11 g/n compliant fully-integrated wake-up receiver with− 72dBm sensitivity in 14nm FinFET CMOS," in 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2017: IEEE, pp. 172-175.
[11] J. Im, H.-S. Kim, and D. D. Wentzloff, "A 220 uW− 83-dBm 5.8-GHz Third-Harmonic Passive Mixer-First LP-WUR for IEEE 802.11 ba," IEEE Transactions on Microwave Theory and Techniques, vol. 67, no. 7, pp. 2537-2545, 2019.
[12] N. M. Pletcher, S. Gambini, and J. Rabaey, "A 52 uW Wake-Up Receiver With -72 dBm Sensitivity Using an Uncertain-IF Architecture," IEEE Journal of Solid-State Circuits, vol. 44, no. 1, pp. 269-280, 2009.
[13] S. Drago, D. M. Leenaerts, F. Sebastiano, L. J. Breems, K. A. Makinwa, and B. Nauta, "A 2.4 GHz 830pJ/bit duty-cycled wake-up receiver with− 82dBm sensitivity for crystal-less wireless sensor nodes," in 2010 IEEE International Solid-State Circuits Conference-(ISSCC), 2010: IEEE, pp. 224-225.
[14] J. Pandey, J. Shi, and B. Otis, "A 120μW MICS/ISM-band FSK receiver with a 44μW low-power mode based on injection-locking and 9x frequency multiplication," in 2011 IEEE International Solid-State Circuits Conference, 2011: IEEE, pp. 460-462.
[15] A. Kosari, M. Moosavifar, and D. D. Wentzloff, "A 152μW− 99dBm BPSK/16-QAM OFDM Receiver for LPWAN Applications," in 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2018: IEEE, pp. 303-306.
[16] J. Ayers, K. Mayaram, and T. S. Fiez, "An ultralow-power receiver for wireless sensor networks," IEEE Journal of solid-state circuits, vol. 45, no. 9, pp. 1759-1769, 2010.
[17] J. Ayers, K. Mayaram, and T. S. Fiez, "An Ultralow-Power Receiver for Wireless Sensor Networks," IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1759-1769, Sept. 2010 2010.
[18] J.-Y. Chen, M. P. Flynn, and J. P. Hayes, "A Fully Integrated Auto-Calibrated Super-Regenerative Receiver in 0.13 um CMOS," IEEE Journal of Solid-State Circuits, vol. 42, no. 9, pp. 1976-1985, 2007.
[19] J. L. Bohorquez, A. P. Chandrakasan, and J. L. Dawson, "A 350 uW CMOS MSK Transmitter and 400 uW OOK Super-Regenerative Receiver for Medical Implant Communications," IEEE Journal of Solid-State Circuits, vol. 44, no. 4, pp. 1248-1259, 2009.
[20] J. Bae, L. Yan, and H.-J. Yoo, "A low energy injection-locked FSK transceiver with frequency-to-amplitude conversion for body sensor applications," IEEE Journal of Solid-state circuits, vol. 46, no. 4, pp. 928-937, 2011.
[21] H. Yan, J. G. Macias-Montero, A. Akhnoukh, L. C. de Vreede, J. R. Long, and J. N. Burghartz, "An ultra-low-power BPSK receiver and demodulator based on injection-locked oscillators," IEEE transactions on microwave theory and techniques, vol. 59, no. 5, pp. 1339-1349, 2011.
[22] Y.-L. Tsai, J.-Y. Chen, B.-C. Wang, T.-Y. Yeh, and T.-H. Lin, "A 400MHz 10Mbps D-BPSK receiver with a reference-less dynamic phase-to-amplitude demodulation technique," in 2014 Symposium on VLSI Circuits Digest of Technical Papers, 2014: IEEE, pp. 1-2.
[23] S. Kim et al., "29.7 A 2.5GHz injection-locked ADPLL with 197fsrms integrated jitter and −65dBc reference spur using time-division dual calibration," in 2017 IEEE International Solid-State Circuits Conference (ISSCC), 2017, pp. 494-495.
[24] S. Yoo, S. Choi, Y. Lee, T. Seong, Y. Lim, and J. Choi, "A Low-Jitter and Low-Reference-Spur Ring-VCO- Based Injection-Locked Clock Multiplier Using a Triple-Point Background Calibrator," IEEE Journal of Solid-State Circuits, vol. 56, no. 1, pp. 298-309, 2021.
[25] J. Bae and H. J. Yoo, "A 45μW injection-locked FSK Wake-Up receiver for crystal-less wireless body-area-network," in 2012 IEEE Asian Solid State Circuits Conference (A-SSCC), 2012, pp. 333-336.
[26] S. J. Kim, D. Lee, K. Y. Lee, and S. G. Lee, "A 2.4-GHz Super-Regenerative Transceiver With Selectivity-Improving Dual Q-Enhancement Architecture and 102 uW All-Digital FLL," IEEE Transactions on Microwave Theory and Techniques, vol. 65, no. 9, pp. 3287-3298, 2017.
[27] C. Jia-Yi, M. P. Flynn, and J. P. Hayes, "A Fully Integrated Auto-Calibrated SuperRegenerative Receiver," in 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers, 2006, pp. 1490-1499.
[28] E. Alon, J. Kim, S. Pamarti, K. Chang, and M. Horowitz, "Replica compensated linear regulators for supply-regulated phase-locked loops," IEEE Journal of Solid-State Circuits, vol. 41, no. 2, pp. 413-424, 2006.
[29] A. Arakali, S. Gondi, and P. K. Hanumolu, "Low-Power Supply-Regulation Techniques for Ring Oscillators in Phase-Locked Loops Using a Split-Tuned Architecture," IEEE Journal of Solid-State Circuits, vol. 44, no. 8, pp. 2169-2181, 2009.
[30] M. Mansuri and C. K. K. Yang, "A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation," IEEE Journal of Solid-State Circuits, vol. 38, no. 11, pp. 1804-1812, 2003.
[31] S. G. Kim, J. Rhim, D. H. Kwon, M. H. Kim, and W. Y. Choi, "A Low-Voltage PLL With a Supply-Noise Compensated Feedforward Ring VCO," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 63, no. 6, pp. 548-552, 2016.
[32] J. Liu et al., "15.2 A 0.012mm2 3.1mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider," in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014, pp. 268-269.
[33] Y. Niki, D. Miyashita, H. Kobayashi, and S. Kousai, "A supply-noise-rejection technique in ADPLL with noise-cancelling current source," in 2013 Proceedings of the ESSCIRC (ESSCIRC), 2013, pp. 45-48.
[34] 陳仕恩, "基於注入鎖定與包絡檢測架構之超低功耗多模式喚醒接收機," 博士, 電機工程學系, 國立成功大學, 台南市, 2021.
[35] K. Bidaj, "PLL Phase Noise & Jitter Modeling, for High Speed Serial Links," Université de Bordeaux, 2016.
[36] B. Razavi, "A study of injection locking and pulling in oscillators," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1415-1424, Sept. 2004 2004.
[37] R. Adler, "A Study of Locking Phenomena in Oscillators," Proc. IRE, vol. 34, no. 6, pp. 351-357, Jun. 1946 1946.
[38] N. Lanka, S. Patnaik, and R. Harjani, "Understanding the Transient Behavior of Injection Locked LC Oscillators," in Proc. IEEE Custom Integr. Circuits Conf. (CICC), 2007, pp. 667-670.
[39] J. F. Lin, M. H. Sheu, Y. T. Hwang, C. S. Wong, and M. Y. Tsai, "Low-Power 19-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 11, pp. 3033-3044, 2017.
[40] A. B. Gagan and R. A. H V, "Logic Structure Reduction Scheme for FinFET Based TSPC Flip Flop," International journal of engineering research and technology, vol. 8, 2019.
[41] J. Shaikh and H. Rahaman, "High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop," in 2018 International Symposium on Devices, Circuits and Systems (ISDCS), 2018, pp. 1-4.
[42] T.-H. Lin and Y.-J. Lai, "An agile VCO frequency calibration technique for a 10-GHz CMOS PLL," IEEE Journal of solid-state circuits, vol. 42, no. 2, pp. 340-349, 2007.
[43] J. Shin and H. Shin, "A 1.9–3.8 GHz Delta Sigma Fractional-N PLL Frequency Synthesizer With Fast Auto-Calibration of Loop Bandwidth and VCO Frequency," IEEE Journal of Solid-State Circuits, vol. 47, no. 3, pp. 665-675, 2012.
[44] B. Zhao, Y. Lian, and H. Yang, "A low-power fast-settling bond-wire frequency synthesizer with a dynamic-bandwidth scheme," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 5, pp. 1188-1199, 2013.
[45] Y. Qiu, L. Zhao, and F. Zhang, "Design of 0.35-ps RMS jitter 4.4–5.6-GHz frequency synthesizer with adaptive frequency calibration using 55-nm CMOS technology," Circuits, Systems, and Signal Processing, vol. 37, pp. 1479-1504, 2018.
[46] Y. Guo, Y. Li, Z. Weng, H. Jiang, and Z. Wang, "A 0.66mW 400MHz/900MHz Transmitter IC for In-Body Bio-sensing Applications," IEEE transactions on biomedical circuits and systems, vol. PP, 02/28 2022.
[47] T.-K. Jang et al., "A 0.026 mm 2 5.3 mW 32-to-2000MHz digital fractional-N phase locked-loop using a phase-interpolating phase-to-digital converter," in 2013 IEEE international solid-state circuits conference digest of technical papers, 2013: IEEE, pp. 254-255.
[48] M. S.-W. Chen, D. Su, and S. Mehta, "A calibration-free 800 MHz fractional-N digital PLL with embedded TDC," IEEE Journal of Solid-State Circuits, vol. 45, no. 12, pp. 2819-2827, 2010.
[49] D.-S. Kim, H. Song, T. Kim, S. Kim, and D.-K. Jeong, "A 0.3–1.4 GHz all-digital fractional-N PLL with adaptive loop gain controller," IEEE Journal of Solid-State Circuits, vol. 45, no. 11, pp. 2300-2311, 2010